adm8668.h 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. /************************************************************************
  2. *
  3. * Copyright (c) 2005
  4. * Infineon Technologies AG
  5. * St. Martin Strasse 53; 81669 Muenchen; Germany
  6. *
  7. ************************************************************************/
  8. #ifndef __ADM8668_H__
  9. #define __ADM8668_H__
  10. /*======================= Physical Memory Map ============================*/
  11. #define ADM8668_SDRAM_BASE 0
  12. #define ADM8668_SMEM1_BASE 0x10000000
  13. #define ADM8668_MPMC_BASE 0x11000000
  14. #define ADM8668_USB_BASE 0x11200000
  15. #define ADM8668_CONFIG_BASE 0x11400000
  16. #define ADM8668_WAN_BASE 0x11600000
  17. #define ADM8668_WLAN_BASE 0x11800000
  18. #define ADM8668_LAN_BASE 0x11A00000
  19. #define ADM8668_INTC_BASE 0x1E000000
  20. #define ADM8668_TMR_BASE 0x1E200000
  21. #define ADM8668_UART0_BASE 0x1E400000
  22. #define ADM8668_SMEM0_BASE 0x1FC00000
  23. #define ADM8668_NAND_BASE 0x1FFFFF00
  24. #define ADM8668_PCICFG_BASE 0x12200000
  25. #define ADM8668_PCIDAT_BASE 0x12400000
  26. /* interrupt levels */
  27. #define ADM8668_SWI_IRQ 1
  28. #define ADM8668_COMMS_RX_IRQ 2
  29. #define ADM8668_COMMS_TX_IRQ 3
  30. #define ADM8668_TIMER0_IRQ 4
  31. #define ADM8668_TIMER1_IRQ 5
  32. #define ADM8668_UART0_IRQ 6
  33. #define ADM8668_LAN_IRQ 7
  34. #define ADM8668_WAN_IRQ 8
  35. #define ADM8668_WLAN_IRQ 9
  36. #define ADM8668_GPIO_IRQ 10
  37. #define ADM8668_IDE_IRQ 11
  38. #define ADM8668_PCI2_IRQ 12
  39. #define ADM8668_PCI1_IRQ 13
  40. #define ADM8668_PCI0_IRQ 14
  41. #define ADM8668_USB_IRQ 15
  42. #define ADM8668_IRQ_MAX ADM8668_USB_IRQ
  43. /* register access macros */
  44. #define ADM8668_CONFIG_REG(_reg) \
  45. (*((volatile unsigned int *)(KSEG1ADDR(ADM8668_CONFIG_BASE + (_reg)))))
  46. /* lan registers */
  47. #define NETCSR6 0x30
  48. #define NETCSR7 0x38
  49. #define NETCSR37 0xF8
  50. /* known/used CPU configuration registers */
  51. #define ADM8668_CR0 0x00
  52. #define ADM8668_CR1 0x04
  53. #define ADM8668_CR3 0x0C
  54. #define ADM8668_CR66 0x108
  55. /** For GPIO control **/
  56. #define GPIO_REG 0x5C /* on WLAN */
  57. #define CRGPIO_REG 0x20 /* on CPU */
  58. void adm8668_init_clocks(void);
  59. #endif /* __ADM8668_H__ */