mach-alfa-ap96.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. /*
  2. * ALFA Network AP96 board support
  3. *
  4. * Copyright (C) 2012 Gabor Juhos <juhosg@openwrt.org>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License version 2 as published
  8. * by the Free Software Foundation.
  9. */
  10. #include <linux/init.h>
  11. #include <linux/bitops.h>
  12. #include <linux/gpio.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/mmc/host.h>
  15. #include <linux/spi/spi.h>
  16. #include <linux/spi/mmc_spi.h>
  17. #include <asm/mach-ath79/ath79.h>
  18. #include <asm/mach-ath79/ar71xx_regs.h>
  19. #include "common.h"
  20. #include "dev-eth.h"
  21. #include "dev-gpio-buttons.h"
  22. #include "dev-spi.h"
  23. #include "dev-usb.h"
  24. #include "machtypes.h"
  25. #include "pci.h"
  26. #define ALFA_AP96_GPIO_PCIE_RESET 2
  27. #define ALFA_AP96_GPIO_SIM_DETECT 3
  28. #define ALFA_AP96_GPIO_MICROSD_CD 4
  29. #define ALFA_AP96_GPIO_PCIE_W_DISABLE 5
  30. #define ALFA_AP96_GPIO_BUTTON_RESET 11
  31. #define ALFA_AP96_KEYS_POLL_INTERVAL 20 /* msecs */
  32. #define ALFA_AP96_KEYS_DEBOUNCE_INTERVAL (3 * ALFA_AP96_KEYS_POLL_INTERVAL)
  33. static struct gpio_keys_button alfa_ap96_gpio_keys[] __initdata = {
  34. {
  35. .desc = "Reset button",
  36. .type = EV_KEY,
  37. .code = KEY_RESTART,
  38. .debounce_interval = ALFA_AP96_KEYS_DEBOUNCE_INTERVAL,
  39. .gpio = ALFA_AP96_GPIO_BUTTON_RESET,
  40. .active_low = 1,
  41. }
  42. };
  43. static struct mmc_spi_platform_data alfa_ap96_mmc_data = {
  44. .flags = MMC_SPI_USE_CD_GPIO,
  45. .cd_gpio = ALFA_AP96_GPIO_MICROSD_CD,
  46. .cd_debounce = 1,
  47. .caps = MMC_CAP_NEEDS_POLL,
  48. .ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34,
  49. };
  50. static struct ath79_spi_controller_data ap96_spi0_cdata = {
  51. .cs_type = ATH79_SPI_CS_TYPE_INTERNAL,
  52. .cs_line = 0,
  53. .is_flash = true,
  54. };
  55. static struct ath79_spi_controller_data ap96_spi1_cdata = {
  56. .cs_type = ATH79_SPI_CS_TYPE_INTERNAL,
  57. .cs_line = 1,
  58. };
  59. static struct ath79_spi_controller_data ap96_spi2_cdata = {
  60. .cs_type = ATH79_SPI_CS_TYPE_INTERNAL,
  61. .cs_line = 2,
  62. };
  63. static struct spi_board_info alfa_ap96_spi_info[] = {
  64. {
  65. .bus_num = 0,
  66. .chip_select = 0,
  67. .max_speed_hz = 25000000,
  68. .modalias = "m25p80",
  69. .controller_data = &ap96_spi0_cdata
  70. }, {
  71. .bus_num = 0,
  72. .chip_select = 1,
  73. .max_speed_hz = 25000000,
  74. .modalias = "mmc_spi",
  75. .platform_data = &alfa_ap96_mmc_data,
  76. .controller_data = &ap96_spi1_cdata
  77. }, {
  78. .bus_num = 0,
  79. .chip_select = 2,
  80. .max_speed_hz = 6250000,
  81. .modalias = "rtc-pcf2123",
  82. .controller_data = &ap96_spi2_cdata
  83. },
  84. };
  85. static struct ath79_spi_platform_data alfa_ap96_spi_data = {
  86. .bus_num = 0,
  87. .num_chipselect = 3,
  88. };
  89. static void __init alfa_ap96_gpio_setup(void)
  90. {
  91. ath79_gpio_function_enable(AR71XX_GPIO_FUNC_SPI_CS1_EN |
  92. AR71XX_GPIO_FUNC_SPI_CS2_EN);
  93. gpio_request(ALFA_AP96_GPIO_MICROSD_CD, "microSD CD");
  94. gpio_direction_input(ALFA_AP96_GPIO_MICROSD_CD);
  95. gpio_request(ALFA_AP96_GPIO_PCIE_RESET, "PCIe reset");
  96. gpio_direction_output(ALFA_AP96_GPIO_PCIE_RESET, 1);
  97. gpio_request(ALFA_AP96_GPIO_PCIE_W_DISABLE, "PCIe write disable");
  98. gpio_direction_output(ALFA_AP96_GPIO_PCIE_W_DISABLE, 1);
  99. }
  100. #define ALFA_AP96_WAN_PHYMASK BIT(4)
  101. #define ALFA_AP96_LAN_PHYMASK BIT(5)
  102. #define ALFA_AP96_MDIO_PHYMASK (ALFA_AP96_LAN_PHYMASK | ALFA_AP96_WAN_PHYMASK)
  103. static void __init alfa_ap96_init(void)
  104. {
  105. alfa_ap96_gpio_setup();
  106. ath79_register_mdio(0, ~ALFA_AP96_MDIO_PHYMASK);
  107. ath79_init_mac(ath79_eth0_data.mac_addr, ath79_mac_base, 0);
  108. ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII;
  109. ath79_eth0_data.phy_mask = ALFA_AP96_WAN_PHYMASK;
  110. ath79_eth1_pll_data.pll_1000 = 0x110000;
  111. ath79_register_eth(0);
  112. ath79_init_mac(ath79_eth1_data.mac_addr, ath79_mac_base, 1);
  113. ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII;
  114. ath79_eth1_data.phy_mask = ALFA_AP96_LAN_PHYMASK;
  115. ath79_eth1_pll_data.pll_1000 = 0x110000;
  116. ath79_register_eth(1);
  117. ath79_register_pci();
  118. ath79_register_spi(&alfa_ap96_spi_data, alfa_ap96_spi_info,
  119. ARRAY_SIZE(alfa_ap96_spi_info));
  120. ath79_register_gpio_keys_polled(-1, ALFA_AP96_KEYS_POLL_INTERVAL,
  121. ARRAY_SIZE(alfa_ap96_gpio_keys),
  122. alfa_ap96_gpio_keys);
  123. ath79_register_usb();
  124. }
  125. MIPS_MACHINE(ATH79_MACH_ALFA_AP96, "ALFA-AP96", "ALFA Network AP96",
  126. alfa_ap96_init);