0263-clk-bcm2835-enable-management-of-PCM-clock.patch 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940
  1. From 54ed8266a3502b38b9c23e4fe08a21f666c9dc52 Mon Sep 17 00:00:00 2001
  2. From: Martin Sperl <kernel@martin.sperl.org>
  3. Date: Mon, 29 Feb 2016 12:51:43 +0000
  4. Subject: [PATCH 263/381] clk: bcm2835: enable management of PCM clock
  5. Enable the PCM clock in the SOC, which is used by the
  6. bcm2835-i2s driver.
  7. Signed-off-by: Martin Sperl <kernel@martin.sperl.org>
  8. Signed-off-by: Eric Anholt <eric@anholt.net>
  9. Reviewed-by: Eric Anholt <eric@anholt.net>
  10. (cherry picked from commit 33b689600f43094a9316a1b582f2286d17bc737b)
  11. ---
  12. drivers/clk/bcm/clk-bcm2835.c | 7 +++++++
  13. include/dt-bindings/clock/bcm2835.h | 1 +
  14. 2 files changed, 8 insertions(+)
  15. --- a/drivers/clk/bcm/clk-bcm2835.c
  16. +++ b/drivers/clk/bcm/clk-bcm2835.c
  17. @@ -1638,6 +1638,13 @@ static const struct bcm2835_clk_desc clk
  18. .div_reg = CM_HSMDIV,
  19. .int_bits = 4,
  20. .frac_bits = 8),
  21. + [BCM2835_CLOCK_PCM] = REGISTER_PER_CLK(
  22. + .name = "pcm",
  23. + .ctl_reg = CM_PCMCTL,
  24. + .div_reg = CM_PCMDIV,
  25. + .int_bits = 12,
  26. + .frac_bits = 12,
  27. + .is_mash_clock = true),
  28. [BCM2835_CLOCK_PWM] = REGISTER_PER_CLK(
  29. .name = "pwm",
  30. .ctl_reg = CM_PWMCTL,
  31. --- a/include/dt-bindings/clock/bcm2835.h
  32. +++ b/include/dt-bindings/clock/bcm2835.h
  33. @@ -44,3 +44,4 @@
  34. #define BCM2835_CLOCK_EMMC 28
  35. #define BCM2835_CLOCK_PERI_IMAGE 29
  36. #define BCM2835_CLOCK_PWM 30
  37. +#define BCM2835_CLOCK_PCM 31