040-fiq_support.patch 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940
  1. --- a/arch/arm/mach-cns3xxx/Kconfig
  2. +++ b/arch/arm/mach-cns3xxx/Kconfig
  3. @@ -5,6 +5,7 @@ menuconfig ARCH_CNS3XXX
  4. select HAVE_ARM_SCU if SMP
  5. select HAVE_ARM_TWD
  6. select HAVE_SMP
  7. + select FIQ
  8. help
  9. Support for Cavium Networks CNS3XXX platform.
  10. --- a/arch/arm/mach-cns3xxx/Makefile
  11. +++ b/arch/arm/mach-cns3xxx/Makefile
  12. @@ -5,5 +5,5 @@ cns3xxx-y += core.o pm.o
  13. cns3xxx-$(CONFIG_ATAGS) += devices.o
  14. cns3xxx-$(CONFIG_PCI) += pcie.o
  15. cns3xxx-$(CONFIG_MACH_CNS3420VB) += cns3420vb.o
  16. -cns3xxx-$(CONFIG_SMP) += platsmp.o headsmp.o
  17. +cns3xxx-$(CONFIG_SMP) += platsmp.o headsmp.o cns3xxx_fiq.o
  18. cns3xxx-$(CONFIG_HOTPLUG_CPU) += hotplug.o
  19. --- a/arch/arm/mach-cns3xxx/cns3xxx.h
  20. +++ b/arch/arm/mach-cns3xxx/cns3xxx.h
  21. @@ -267,6 +267,7 @@
  22. #define MISC_PCIE_INT_MASK(x) MISC_MEM_MAP(0x978 + (x) * 0x100)
  23. #define MISC_PCIE_INT_STATUS(x) MISC_MEM_MAP(0x97C + (x) * 0x100)
  24. +#define MISC_FIQ_CPU(x) MISC_MEM_MAP(0xA58 - (x) * 0x4)
  25. /*
  26. * Power management and clock control
  27. */
  28. --- a/arch/arm/mm/Kconfig
  29. +++ b/arch/arm/mm/Kconfig
  30. @@ -849,7 +849,7 @@ config VDSO
  31. config DMA_CACHE_RWFO
  32. bool "Enable read/write for ownership DMA cache maintenance"
  33. - depends on CPU_V6K && SMP
  34. + depends on CPU_V6K && SMP && !ARCH_CNS3XXX
  35. default y
  36. help
  37. The Snoop Control Unit on ARM11MPCore does not detect the