123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687 |
- --- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
- +++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
- @@ -2,6 +2,7 @@
-
- #include "skeleton.dtsi"
- #include <dt-bindings/clock/qcom,gcc-ipq806x.h>
- +#include <dt-bindings/mfd/qcom-rpm.h>
- #include <dt-bindings/soc/qcom,gsbi.h>
- #include <dt-bindings/reset/qcom,gcc-ipq806x.h>
- #include <dt-bindings/interrupt-controller/arm-gic.h>
- @@ -77,6 +78,63 @@
- ranges;
- compatible = "simple-bus";
-
- + rpm@108000 {
- + compatible = "qcom,rpm-ipq8064";
- + reg = <0x108000 0x1000>;
- + qcom,ipc = <&l2cc 0x8 2>;
- +
- + interrupts = <0 19 0>,
- + <0 21 0>,
- + <0 22 0>;
- + interrupt-names = "ack",
- + "err",
- + "wakeup";
- +
- + #address-cells = <1>;
- + #size-cells = <0>;
- +
- + smb208_s1a: smb208-s1a {
- + compatible = "qcom,rpm-smb208";
- + reg = <QCOM_RPM_SMB208_S1a>;
- +
- + regulator-min-microvolt = <1050000>;
- + regulator-max-microvolt = <1150000>;
- +
- + qcom,switch-mode-frequency = <1200000>;
- +
- + };
- +
- + smb208_s1b: smb208-s1b {
- + compatible = "qcom,rpm-smb208";
- + reg = <QCOM_RPM_SMB208_S1b>;
- +
- + regulator-min-microvolt = <1050000>;
- + regulator-max-microvolt = <1150000>;
- +
- + qcom,switch-mode-frequency = <1200000>;
- + };
- +
- + smb208_s2a: smb208-s2a {
- + compatible = "qcom,rpm-smb208";
- + reg = <QCOM_RPM_SMB208_S2a>;
- +
- + regulator-min-microvolt = < 800000>;
- + regulator-max-microvolt = <1250000>;
- +
- + qcom,switch-mode-frequency = <1200000>;
- + };
- +
- + smb208_s2b: smb208-s2b {
- + compatible = "qcom,rpm-smb208";
- + reg = <QCOM_RPM_SMB208_S2b>;
- +
- + regulator-min-microvolt = < 800000>;
- + regulator-max-microvolt = <1250000>;
- +
- + qcom,switch-mode-frequency = <1200000>;
- + };
- + };
- +
- qcom_pinmux: pinmux@800000 {
- compatible = "qcom,ipq8064-pinctrl";
- reg = <0x800000 0x4000>;
- @@ -148,6 +206,12 @@
- reg = <0x02098000 0x1000>, <0x02008000 0x1000>;
- };
-
- + l2cc: clock-controller@2011000 {
- + compatible = "qcom,kpss-gcc", "syscon";
- + reg = <0x2011000 0x1000>;
- + clock-output-names = "acpu_l2_aux";
- + };
- +
- saw0: regulator@2089000 {
- compatible = "qcom,saw2";
- reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
|