165-arm-qcom-dts-Enable-NAND-node-on-IPQ8064-AP148-platform.patch 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. Content-Type: text/plain; charset="utf-8"
  2. MIME-Version: 1.0
  3. Content-Transfer-Encoding: 7bit
  4. Subject: [v3,5/5] arm: qcom: dts: Enable NAND node on IPQ8064 AP148 platform
  5. From: Archit Taneja <architt@codeaurora.org>
  6. X-Patchwork-Id: 6927091
  7. Message-Id: <1438578498-32254-6-git-send-email-architt@codeaurora.org>
  8. To: linux-mtd@lists.infradead.org, dehrenberg@google.com,
  9. cernekee@gmail.com, computersforpeace@gmail.com
  10. Cc: linux-arm-msm@vger.kernel.org, agross@codeaurora.org,
  11. sboyd@codeaurora.org, linux-kernel@vger.kernel.org,
  12. Archit Taneja <architt@codeaurora.org>, devicetree@vger.kernel.org
  13. Date: Mon, 3 Aug 2015 10:38:18 +0530
  14. Enable the NAND controller node on the AP148 platform. Provide pinmux
  15. information.
  16. Cc: devicetree@vger.kernel.org
  17. Signed-off-by: Archit Taneja <architt@codeaurora.org>
  18. ---
  19. arch/arm/boot/dts/qcom-ipq8064-ap148.dts | 36 ++++++++++++++++++++++++++++++++
  20. 1 file changed, 36 insertions(+)
  21. --- a/arch/arm/boot/dts/qcom-ipq8064-ap148.dts
  22. +++ b/arch/arm/boot/dts/qcom-ipq8064-ap148.dts
  23. @@ -43,6 +43,28 @@
  24. bias-none;
  25. };
  26. };
  27. + nand_pins: nand_pins {
  28. + mux {
  29. + pins = "gpio34", "gpio35", "gpio36",
  30. + "gpio37", "gpio38", "gpio39",
  31. + "gpio40", "gpio41", "gpio42",
  32. + "gpio43", "gpio44", "gpio45",
  33. + "gpio46", "gpio47";
  34. + function = "nand";
  35. + drive-strength = <10>;
  36. + bias-disable;
  37. + };
  38. + pullups {
  39. + pins = "gpio39";
  40. + bias-pull-up;
  41. + };
  42. + hold {
  43. + pins = "gpio40", "gpio41", "gpio42",
  44. + "gpio43", "gpio44", "gpio45",
  45. + "gpio46", "gpio47";
  46. + bias-bus-hold;
  47. + };
  48. + };
  49. };
  50. gsbi@16300000 {
  51. @@ -126,5 +148,19 @@
  52. status = "ok";
  53. phy-tx0-term-offset = <7>;
  54. };
  55. +
  56. + nand@1ac00000 {
  57. + status = "ok";
  58. +
  59. + pinctrl-0 = <&nand_pins>;
  60. + pinctrl-names = "default";
  61. +
  62. + nand-ecc-strength = <4>;
  63. + nand-bus-width = <8>;
  64. + };
  65. };
  66. };
  67. +
  68. +&adm_dma {
  69. + status = "ok";
  70. +};