DB-WRT01.dts 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. / {
  4. compatible = "ralink,mt7620a-soc";
  5. model = "Planex DB-WRT01";
  6. gpio-leds {
  7. compatible = "gpio-leds";
  8. power {
  9. label = "db-wrt01:orange:power";
  10. gpios = <&gpio1 1 1>;
  11. };
  12. };
  13. gpio-keys-polled {
  14. compatible = "gpio-keys-polled";
  15. #address-cells = <1>;
  16. #size-cells = <0>;
  17. poll-interval = <20>;
  18. s1 {
  19. label = "wps";
  20. gpios = <&gpio0 2 1>;
  21. linux,code = <0x211>;
  22. };
  23. };
  24. };
  25. &gpio1 {
  26. status = "okay";
  27. };
  28. &spi0 {
  29. status = "okay";
  30. m25p80@0 {
  31. #address-cells = <1>;
  32. #size-cells = <1>;
  33. compatible = "jedec,spi-nor";
  34. reg = <0>;
  35. linux,modalias = "m25p80", "mx25l6405d";
  36. spi-max-frequency = <10000000>;
  37. partition@0 {
  38. label = "u-boot";
  39. reg = <0x0 0x30000>;
  40. read-only;
  41. };
  42. partition@30000 {
  43. label = "u-boot-env";
  44. reg = <0x30000 0x10000>;
  45. read-only;
  46. };
  47. factory: partition@40000 {
  48. label = "factory";
  49. reg = <0x40000 0x10000>;
  50. read-only;
  51. };
  52. partition@50000 {
  53. label = "firmware";
  54. reg = <0x50000 0x7b0000>;
  55. };
  56. };
  57. };
  58. &pinctrl {
  59. state_default: pinctrl0 {
  60. gpio {
  61. ralink,group = "i2c", "spi refclk", "rgmii1";
  62. ralink,function = "gpio";
  63. };
  64. };
  65. };
  66. &ethernet {
  67. pinctrl-names = "default";
  68. pinctrl-0 = <&ephy_pins>;
  69. mtd-mac-address = <&factory 0x4>;
  70. mediatek,portmap = "llllw";
  71. };
  72. &gsw {
  73. mediatek,port4 = "ephy";
  74. };
  75. &wmac {
  76. ralink,mtd-eeprom = <&factory 0>;
  77. };
  78. &pcie {
  79. status = "okay";
  80. };