ESR-9753.dts 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. / {
  4. compatible = "ESR-9753", "ralink,rt3052-soc";
  5. model = "Senao / EnGenius ESR-9753";
  6. cfi@1f000000 {
  7. compatible = "cfi-flash";
  8. reg = <0x1f000000 0x800000>;
  9. bank-width = <2>;
  10. device-width = <2>;
  11. #address-cells = <1>;
  12. #size-cells = <1>;
  13. partition@0 {
  14. label = "u-boot";
  15. reg = <0x0 0x30000>;
  16. read-only;
  17. };
  18. partition@30000 {
  19. label = "u-boot-env";
  20. reg = <0x30000 0x10000>;
  21. read-only;
  22. };
  23. factory: partition@40000 {
  24. label = "factory";
  25. reg = <0x40000 0x10000>;
  26. read-only;
  27. };
  28. partition@50000 {
  29. label = "firmware";
  30. reg = <0x50000 0x3b0000>;
  31. };
  32. };
  33. gpio-leds {
  34. compatible = "gpio-leds";
  35. power {
  36. label = "esr-9753:orange:power";
  37. gpios = <&gpio0 8 1>;
  38. };
  39. wps {
  40. label = "esr-9753:orange:wps";
  41. gpios = <&gpio0 14 1>;
  42. };
  43. };
  44. gpio-keys-polled {
  45. compatible = "gpio-keys-polled";
  46. #address-cells = <1>;
  47. #size-cells = <0>;
  48. poll-interval = <20>;
  49. reset {
  50. label = "reset";
  51. gpios = <&gpio0 10 1>;
  52. linux,code = <0x198>;
  53. };
  54. wps {
  55. label = "wps";
  56. gpios = <&gpio0 0 1>;
  57. linux,code = <0x211>;
  58. };
  59. };
  60. };
  61. &pinctrl {
  62. state_default: pinctrl0 {
  63. gpio {
  64. ralink,group = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
  65. ralink,function = "gpio";
  66. };
  67. };
  68. };
  69. &ethernet {
  70. mtd-mac-address = <&factory 0x4>;
  71. };
  72. &esw {
  73. mediatek,portmap = <0x3e>;
  74. };
  75. &wmac {
  76. ralink,mtd-eeprom = <&factory 0>;
  77. };