RE6500.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121
  1. /dts-v1/;
  2. #include "mt7621.dtsi"
  3. / {
  4. compatible = "mediatek,mt7621-eval-board", "mediatek,mt7621-soc";
  5. model = "Linksys RE6500";
  6. memory@0 {
  7. device_type = "memory";
  8. reg = <0x0 0x4000000>;
  9. };
  10. chosen {
  11. bootargs = "console=ttyS0,57600";
  12. };
  13. gpio-leds {
  14. compatible = "gpio-leds";
  15. wifi {
  16. label = "re6500:orange:wifi";
  17. gpios = <&gpio0 0 0>;
  18. };
  19. power {
  20. label = "re6500:white:power";
  21. gpios = <&gpio0 9 0>;
  22. };
  23. };
  24. gpio-keys-polled {
  25. compatible = "gpio-keys-polled";
  26. #address-cells = <1>;
  27. #size-cells = <0>;
  28. poll-interval = <20>;
  29. wps {
  30. label = "wps";
  31. gpios = <&gpio0 10 1>;
  32. linux,code = <0x211>;
  33. };
  34. reset {
  35. label = "reset";
  36. gpios = <&gpio0 11 0>;
  37. linux,code = <0x198>;
  38. };
  39. };
  40. };
  41. &spi0 {
  42. status = "okay";
  43. m25p80@0 {
  44. #address-cells = <1>;
  45. #size-cells = <1>;
  46. compatible = "jedec,spi-nor";
  47. reg = <0>;
  48. linux,modalias = "m25p80", "en25q64";
  49. spi-max-frequency = <10000000>;
  50. partition@0 {
  51. label = "u-boot";
  52. reg = <0x0 0x30000>;
  53. read-only;
  54. };
  55. partition@30000 {
  56. label = "u-boot-env";
  57. reg = <0x30000 0x10000>;
  58. read-only;
  59. };
  60. factory: partition@40000 {
  61. label = "factory";
  62. reg = <0x40000 0x10000>;
  63. read-only;
  64. };
  65. partition@50000 {
  66. label = "firmware";
  67. reg = <0x50000 0x7b0000>;
  68. };
  69. };
  70. };
  71. &pinctrl {
  72. state_default: pinctrl0 {
  73. gpio {
  74. ralink,group = "i2c", "uart2", "uart3", "rgmii2";
  75. ralink,function = "gpio";
  76. };
  77. };
  78. };
  79. &pcie {
  80. status = "okay";
  81. pcie0 {
  82. mt76@0,0 {
  83. reg = <0x0000 0 0 0 0>;
  84. device_type = "pci";
  85. mediatek,mtd-eeprom = <&factory 0x0000>;
  86. mediatek,2ghz = <0>;
  87. };
  88. };
  89. pcie1 {
  90. mt76@1,0 {
  91. reg = <0x0000 0 0 0 0>;
  92. device_type = "pci";
  93. mediatek,mtd-eeprom = <&factory 0x8000>;
  94. mediatek,5ghz = <0>;
  95. };
  96. };
  97. };
  98. &ethernet {
  99. mtd-mac-address = <&factory 0x2e>;
  100. };