126-2-dt-sun5i-add-nand-ctrlpin-defs.patch 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. From a8ad7637cec0c2c2b1322d78b142beea4621dd23 Mon Sep 17 00:00:00 2001
  2. From: Hans de Goede <hdegoede@redhat.com>
  3. Date: Tue, 26 May 2015 17:18:26 +0200
  4. Subject: [PATCH] ARM: dts: sun5i: Add NAND controller pin definitions
  5. Define the NAND controller pin configs.
  6. Signed-off-by: Hans de Goede <hdegoede@redhat.com>
  7. ---
  8. arch/arm/boot/dts/sun5i-a10s.dtsi | 14 ++++++++++++++
  9. arch/arm/boot/dts/sun5i.dtsi | 38 ++++++++++++++++++++++++++++++++++++++
  10. 2 files changed, 52 insertions(+)
  11. --- a/arch/arm/boot/dts/sun5i-a10s.dtsi
  12. +++ b/arch/arm/boot/dts/sun5i-a10s.dtsi
  13. @@ -656,4 +656,18 @@
  14. clocks = <&ahb_gates 28>;
  15. };
  16. };
  17. +
  18. + nand_cs2_pins_a: nand_cs@2 {
  19. + allwinner,pins = "PC17";
  20. + allwinner,function = "nand0";
  21. + allwinner,drive = <0>;
  22. + allwinner,pull = <0>;
  23. + };
  24. +
  25. + nand_cs3_pins_a: nand_cs@3 {
  26. + allwinner,pins = "PC18";
  27. + allwinner,function = "nand0";
  28. + allwinner,drive = <0>;
  29. + allwinner,pull = <0>;
  30. + };
  31. };
  32. --- a/arch/arm/boot/dts/sun5i-a13.dtsi
  33. +++ b/arch/arm/boot/dts/sun5i-a13.dtsi
  34. @@ -528,6 +528,44 @@
  35. allwinner,drive = <SUN4I_PINCTRL_30_MA>;
  36. allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
  37. };
  38. +
  39. + nand_pins_a: nand_base0@0 {
  40. + allwinner,pins = "PC0", "PC1", "PC2",
  41. + "PC5", "PC8", "PC9", "PC10",
  42. + "PC11", "PC12", "PC13", "PC14",
  43. + "PC15";
  44. + allwinner,function = "nand0";
  45. + allwinner,drive = <0>;
  46. + allwinner,pull = <0>;
  47. + };
  48. +
  49. + nand_cs0_pins_a: nand_cs@0 {
  50. + allwinner,pins = "PC4";
  51. + allwinner,function = "nand0";
  52. + allwinner,drive = <0>;
  53. + allwinner,pull = <0>;
  54. + };
  55. +
  56. + nand_cs1_pins_a: nand_cs@1 {
  57. + allwinner,pins = "PC3";
  58. + allwinner,function = "nand0";
  59. + allwinner,drive = <0>;
  60. + allwinner,pull = <0>;
  61. + };
  62. +
  63. + nand_rb0_pins_a: nand_rb@0 {
  64. + allwinner,pins = "PC6";
  65. + allwinner,function = "nand0";
  66. + allwinner,drive = <0>;
  67. + allwinner,pull = <0>;
  68. + };
  69. +
  70. + nand_rb1_pins_a: nand_rb@1 {
  71. + allwinner,pins = "PC7";
  72. + allwinner,function = "nand0";
  73. + allwinner,drive = <0>;
  74. + allwinner,pull = <0>;
  75. + };
  76. };
  77. timer@01c20c00 {