Home Explore Help
Register Sign In
wareck
/
openwrt-archive
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Branch: master
Branches Tags
openwrt-archive
/
package
/
boot
/
uboot-oxnas
/
files
/
arch
/
arm
/
include
/
asm
/
arch-nas782x
/
sysctl.h

sysctl.h 4.4 KB
Permalink History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125 
  1. #ifndef _NAS782X_SYSCTL_H
    2. 

  2. #define _NAS782X_SYSCTL_H
    3. 

  3. 

  4. #if !(defined(__KERNEL_STRICT_NAMES) || defined(__ASSEMBLY__))
    5. 

  5. #include <asm/types.h>
    6. 

  6. #endif /* !(__KERNEL_STRICT_NAMES || __ASSEMBLY__) */
    7. 

  7. 

  8. #include <asm/arch/hardware.h>
    9. 

  9. 

  10. /**
    11. 

  11.  * System block reset and clock control
    12. 

  12.  */
    13. 

  13. #define SYS_CTRL_PCI_STAT		(SYS_CONTROL_BASE + 0x20)
    14. 

  14. #define SYS_CTRL_CLK_SET_CTRL		(SYS_CONTROL_BASE + 0x2C)
    15. 

  15. #define SYS_CTRL_CLK_CLR_CTRL		(SYS_CONTROL_BASE + 0x30)
    16. 

  16. #define SYS_CTRL_RST_SET_CTRL		(SYS_CONTROL_BASE + 0x34)
    17. 

  17. #define SYS_CTRL_RST_CLR_CTRL		(SYS_CONTROL_BASE + 0x38)
    18. 

  18. #define SYS_CTRL_PLLSYS_CTRL		(SYS_CONTROL_BASE + 0x48)
    19. 

  19. #define SYS_CTRL_PLLSYS_KEY_CTRL	(SYS_CONTROL_BASE + 0x6C)
    20. 

  20. #define SYS_CTRL_GMAC_CTRL		(SYS_CONTROL_BASE + 0x78)
    21. 

  21. 

  22. /* Scratch registers */
    23. 

  23. #define SYS_CTRL_SCRATCHWORD0		(SYS_CONTROL_BASE + 0xc4)
    24. 

  24. #define SYS_CTRL_SCRATCHWORD1		(SYS_CONTROL_BASE + 0xc8)
    25. 

  25. #define SYS_CTRL_SCRATCHWORD2		(SYS_CONTROL_BASE + 0xcc)
    26. 

  26. #define SYS_CTRL_SCRATCHWORD3		(SYS_CONTROL_BASE + 0xd0)
    27. 

  27. 

  28. #define SYS_CTRL_PLLA_CTRL0		(SYS_CONTROL_BASE + 0x1F0)
    29. 

  29. #define SYS_CTRL_PLLA_CTRL1		(SYS_CONTROL_BASE + 0x1F4)
    30. 

  30. #define SYS_CTRL_PLLA_CTRL2		(SYS_CONTROL_BASE + 0x1F8)
    31. 

  31. #define SYS_CTRL_PLLA_CTRL3		(SYS_CONTROL_BASE + 0x1FC)
    32. 

  32. 

  33. #define SYS_CTRL_GMAC_AUTOSPEED		3
    34. 

  34. #define SYS_CTRL_GMAC_RGMII		2
    35. 

  35. #define SYS_CTRL_GMAC_SIMPLE_MUX	1
    36. 

  36. #define SYS_CTRL_GMAC_CKEN_GTX		0
    37. 

  37. 

  38. #define SYS_CTRL_CKCTRL_CTRL_ADDR	(SYS_CONTROL_BASE + 0x64)
    39. 

  39. 

  40. #define SYS_CTRL_CKCTRL_PCI_DIV_BIT	0
    41. 

  41. #define SYS_CTRL_CKCTRL_SLOW_BIT	8
    42. 

  42. 

  43. 

  44. #define SYS_CTRL_USBHSMPH_CTRL		(SYS_CONTROL_BASE + 0x40)
    45. 

  45. #define SYS_CTRL_USBHSMPH_STAT		(SYS_CONTROL_BASE + 0x44)
    46. 

  46. #define SYS_CTRL_REF300_DIV		(SYS_CONTROL_BASE + 0xF8)
    47. 

  47. #define SYS_CTRL_USBHSPHY_CTRL		(SYS_CONTROL_BASE + 0x84)
    48. 

  48. #define SYS_CTRL_USB_CTRL		(SYS_CONTROL_BASE + 0x90)
    49. 

  49. 

  50. /* System control multi-function pin function selection */
    51. 

  51. #define SYS_CTRL_SECONDARY_SEL		(SYS_CONTROL_BASE + 0x14)
    52. 

  52. #define SYS_CTRL_TERTIARY_SEL		(SYS_CONTROL_BASE + 0x8c)
    53. 

  53. #define SYS_CTRL_QUATERNARY_SEL		(SYS_CONTROL_BASE + 0x94)
    54. 

  54. #define SYS_CTRL_DEBUG_SEL		(SYS_CONTROL_BASE + 0x9c)
    55. 

  55. #define SYS_CTRL_ALTERNATIVE_SEL	(SYS_CONTROL_BASE + 0xa4)
    56. 

  56. #define SYS_CTRL_PULLUP_SEL		(SYS_CONTROL_BASE + 0xac)
    57. 

  57. 

  58. /* Secure control multi-function pin function selection */
    59. 

  59. #define SEC_CTRL_SECONDARY_SEL		(SEC_CONTROL_BASE + 0x14)
    60. 

  60. #define SEC_CTRL_TERTIARY_SEL		(SEC_CONTROL_BASE + 0x8c)
    61. 

  61. #define SEC_CTRL_QUATERNARY_SEL		(SEC_CONTROL_BASE + 0x94)
    62. 

  62. #define SEC_CTRL_DEBUG_SEL		(SEC_CONTROL_BASE + 0x9c)
    63. 

  63. #define SEC_CTRL_ALTERNATIVE_SEL	(SEC_CONTROL_BASE + 0xa4)
    64. 

  64. #define SEC_CTRL_PULLUP_SEL		(SEC_CONTROL_BASE + 0xac)
    65. 

  65. 

  66. #define SEC_CTRL_COPRO_CTRL		(SEC_CONTROL_BASE + 0x68)
    67. 

  67. #define SEC_CTRL_SECURE_CTRL		(SEC_CONTROL_BASE + 0x98)
    68. 

  68. #define SEC_CTRL_LEON_DEBUG		(SEC_CONTROL_BASE + 0xF0)
    69. 

  69. #define SEC_CTRL_PLLB_DIV_CTRL		(SEC_CONTROL_BASE + 0xF8)
    70. 

  70. #define SEC_CTRL_PLLB_CTRL0		(SEC_CONTROL_BASE + 0x1F0)
    71. 

  71. #define SEC_CTRL_PLLB_CTRL1		(SEC_CONTROL_BASE + 0x1F4)
    72. 

  72. #define SEC_CTRL_PLLB_CTRL8		(SEC_CONTROL_BASE + 0x1F4)
    73. 

  73. 

  74. #define REF300_DIV_INT_SHIFT		8
    75. 

  75. #define REF300_DIV_FRAC_SHIFT		0
    76. 

  76. #define REF300_DIV_INT(val)		((val) << REF300_DIV_INT_SHIFT)
    77. 

  77. #define REF300_DIV_FRAC(val)		((val) << REF300_DIV_FRAC_SHIFT)
    78. 

  78. 

  79. #define USBHSPHY_SUSPENDM_MANUAL_ENABLE		16
    80. 

  80. #define USBHSPHY_SUSPENDM_MANUAL_STATE		15
    81. 

  81. #define USBHSPHY_ATE_ESET			14
    82. 

  82. #define USBHSPHY_TEST_DIN			6
    83. 

  83. #define USBHSPHY_TEST_ADD			2
    84. 

  84. #define USBHSPHY_TEST_DOUT_SEL			1
    85. 

  85. #define USBHSPHY_TEST_CLK			0
    86. 

  86. 

  87. #define USB_CTRL_USBAPHY_CKSEL_SHIFT	5
    88. 

  88. #define USB_CLK_XTAL0_XTAL1		(0 << USB_CTRL_USBAPHY_CKSEL_SHIFT)
    89. 

  89. #define USB_CLK_XTAL0			(1 << USB_CTRL_USBAPHY_CKSEL_SHIFT)
    90. 

  90. #define USB_CLK_INTERNAL		(2 << USB_CTRL_USBAPHY_CKSEL_SHIFT)
    91. 

  91. 

  92. #define USBAMUX_DEVICE			BIT(4)
    93. 

  93. 

  94. #define USBPHY_REFCLKDIV_SHIFT		2
    95. 

  95. #define USB_PHY_REF_12MHZ		(0 << USBPHY_REFCLKDIV_SHIFT)
    96. 

  96. #define USB_PHY_REF_24MHZ		(1 << USBPHY_REFCLKDIV_SHIFT)
    97. 

  97. #define USB_PHY_REF_48MHZ		(2 << USBPHY_REFCLKDIV_SHIFT)
    98. 

  98. 

  99. #define USB_CTRL_USB_CKO_SEL_BIT	0
    100. 

  100. 

  101. #define USB_INT_CLK_XTAL 		0
    102. 

  102. #define USB_INT_CLK_REF300		2
    103. 

  103. #define USB_INT_CLK_PLLB		3
    104. 

  104. 

  105. #define SYS_CTRL_GMAC_AUTOSPEED		3
    106. 

  106. #define SYS_CTRL_GMAC_RGMII		2
    107. 

  107. #define SYS_CTRL_GMAC_SIMPLE_MUX	1
    108. 

  108. #define SYS_CTRL_GMAC_CKEN_GTX		0
    109. 

  109. 

  110. 

  111. #define PLLB_ENSAT			3
    112. 

  112. #define PLLB_OUTDIV			4
    113. 

  113. #define PLLB_REFDIV			8
    114. 

  114. #define PLLB_DIV_INT_SHIFT		8
    115. 

  115. #define PLLB_DIV_FRAC_SHIFT		0
    116. 

  116. #define PLLB_DIV_INT(val)		((val) << PLLB_DIV_INT_SHIFT)
    117. 

  117. #define PLLB_DIV_FRAC(val)		((val) << PLLB_DIV_FRAC_SHIFT)
    118. 

  118. 

  119. #ifndef __KERNEL_STRICT_NAMES
    120. 

  120. #ifndef __ASSEMBLY__
    121. 

  121. 

  122. #endif /* __ASSEMBLY__ */
    123. 

  123. #endif /* __KERNEL_STRICT_NAMES */
    124. 

  124. 

  125. #endif /* _NAS782X_SYSCTL_H */
    126.