020-add-ap148-bootargs.patch 1.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546
  1. --- a/arch/arm/boot/dts/qcom-ipq8064-ap148.dts
  2. +++ b/arch/arm/boot/dts/qcom-ipq8064-ap148.dts
  3. @@ -14,6 +14,14 @@
  4. };
  5. };
  6. + alias {
  7. + serial0 = &uart4;
  8. + };
  9. +
  10. + chosen {
  11. + linux,stdout-path = "serial0:115200n8";
  12. + };
  13. +
  14. soc {
  15. pinmux@800000 {
  16. i2c4_pins: i2c4_pinmux {
  17. --- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
  18. +++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
  19. @@ -140,7 +140,7 @@
  20. ranges;
  21. status = "disabled";
  22. - serial@12490000 {
  23. + uart2: serial@12490000 {
  24. compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
  25. reg = <0x12490000 0x1000>,
  26. <0x12480000 0x1000>;
  27. @@ -175,7 +175,7 @@
  28. ranges;
  29. status = "disabled";
  30. - serial@16340000 {
  31. + uart4: serial@16340000 {
  32. compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
  33. reg = <0x16340000 0x1000>,
  34. <0x16300000 0x1000>;
  35. @@ -209,7 +209,7 @@
  36. ranges;
  37. status = "disabled";
  38. - serial@1a240000 {
  39. + uart5: serial@1a240000 {
  40. compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
  41. reg = <0x1a240000 0x1000>,
  42. <0x1a200000 0x1000>;