022-add-db149-dts.patch 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160
  1. From a32d6e7c8fca6371a2614924b89981bc912b6378 Mon Sep 17 00:00:00 2001
  2. From: Mathieu Olivari <mathieu@codeaurora.org>
  3. Date: Tue, 7 Apr 2015 19:58:58 -0700
  4. Subject: [PATCH] ARM: dts: qcom: add initial DB149 device-tree
  5. Add basic DB149 (IPQ806x based platform) device-tree. It supports UART,
  6. SATA, USB2, USB3 and NOR flash.
  7. Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
  8. ---
  9. arch/arm/boot/dts/Makefile | 1 +
  10. arch/arm/boot/dts/qcom-ipq8064-db149.dts | 257 +++++++++++++++++++++++++++++++
  11. 2 files changed, 258 insertions(+)
  12. create mode 100644 arch/arm/boot/dts/qcom-ipq8064-db149.dts
  13. --- a/arch/arm/boot/dts/Makefile
  14. +++ b/arch/arm/boot/dts/Makefile
  15. @@ -360,6 +360,7 @@ dtb-$(CONFIG_ARCH_QCOM) += \
  16. qcom-apq8084-ifc6540.dtb \
  17. qcom-apq8084-mtp.dtb \
  18. qcom-ipq8064-ap148.dtb \
  19. + qcom-ipq8064-db149.dtb \
  20. qcom-msm8660-surf.dtb \
  21. qcom-msm8960-cdp.dtb \
  22. qcom-msm8974-sony-xperia-honami.dtb
  23. --- /dev/null
  24. +++ b/arch/arm/boot/dts/qcom-ipq8064-db149.dts
  25. @@ -0,0 +1,132 @@
  26. +#include "qcom-ipq8064-v1.0.dtsi"
  27. +
  28. +/ {
  29. + model = "Qualcomm IPQ8064/DB149";
  30. + compatible = "qcom,ipq8064-db149", "qcom,ipq8064";
  31. +
  32. + reserved-memory {
  33. + #address-cells = <1>;
  34. + #size-cells = <1>;
  35. + ranges;
  36. + rsvd@41200000 {
  37. + reg = <0x41200000 0x300000>;
  38. + no-map;
  39. + };
  40. + };
  41. +
  42. + alias {
  43. + serial0 = &uart2;
  44. + };
  45. +
  46. + chosen {
  47. + linux,stdout-path = "serial0:115200n8";
  48. + };
  49. +
  50. + soc {
  51. + pinmux@800000 {
  52. + i2c4_pins: i2c4_pinmux {
  53. + pins = "gpio12", "gpio13";
  54. + function = "gsbi4";
  55. + bias-disable;
  56. + };
  57. +
  58. + spi_pins: spi_pins {
  59. + mux {
  60. + pins = "gpio18", "gpio19", "gpio21";
  61. + function = "gsbi5";
  62. + drive-strength = <10>;
  63. + bias-none;
  64. + };
  65. + };
  66. + };
  67. +
  68. + gsbi2: gsbi@12480000 {
  69. + qcom,mode = <GSBI_PROT_I2C_UART>;
  70. + status = "ok";
  71. + uart2: serial@12490000 {
  72. + status = "ok";
  73. + };
  74. + };
  75. +
  76. + gsbi5: gsbi@1a200000 {
  77. + qcom,mode = <GSBI_PROT_SPI>;
  78. + status = "ok";
  79. +
  80. + spi4: spi@1a280000 {
  81. + status = "ok";
  82. + spi-max-frequency = <50000000>;
  83. +
  84. + pinctrl-0 = <&spi_pins>;
  85. + pinctrl-names = "default";
  86. +
  87. + cs-gpios = <&qcom_pinmux 20 0>;
  88. +
  89. + flash: m25p80@0 {
  90. + compatible = "s25fl256s1";
  91. + #address-cells = <1>;
  92. + #size-cells = <1>;
  93. + spi-max-frequency = <50000000>;
  94. + reg = <0>;
  95. + m25p,fast-read;
  96. +
  97. + partition@0 {
  98. + label = "lowlevel_init";
  99. + reg = <0x0 0x1b0000>;
  100. + };
  101. +
  102. + partition@1 {
  103. + label = "u-boot";
  104. + reg = <0x1b0000 0x80000>;
  105. + };
  106. +
  107. + partition@2 {
  108. + label = "u-boot-env";
  109. + reg = <0x230000 0x40000>;
  110. + };
  111. +
  112. + partition@3 {
  113. + label = "caldata";
  114. + reg = <0x270000 0x40000>;
  115. + };
  116. +
  117. + partition@4 {
  118. + label = "firmware";
  119. + reg = <0x2b0000 0x1d50000>;
  120. + };
  121. + };
  122. + };
  123. + };
  124. +
  125. + sata-phy@1b400000 {
  126. + status = "ok";
  127. + };
  128. +
  129. + sata@29000000 {
  130. + status = "ok";
  131. + };
  132. +
  133. + phy@100f8800 { /* USB3 port 1 HS phy */
  134. + status = "ok";
  135. + };
  136. +
  137. + phy@100f8830 { /* USB3 port 1 SS phy */
  138. + status = "ok";
  139. + };
  140. +
  141. + phy@110f8800 { /* USB3 port 0 HS phy */
  142. + status = "ok";
  143. + };
  144. +
  145. + phy@110f8830 { /* USB3 port 0 SS phy */
  146. + status = "ok";
  147. + };
  148. +
  149. + usb30@0 {
  150. + status = "ok";
  151. + };
  152. +
  153. + usb30@1 {
  154. + status = "ok";
  155. + };
  156. + };
  157. +};