0018-dt-bindings-Add-a-binding-for-Mediatek-xHCI-host-con.patch 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. From ba126a519da8a036dae0032e9d5a89e47570e5fb Mon Sep 17 00:00:00 2001
  2. From: "chunfeng.yun@mediatek.com" <chunfeng.yun@mediatek.com>
  3. Date: Tue, 17 Nov 2015 17:18:39 +0800
  4. Subject: [PATCH 018/102] dt-bindings: Add a binding for Mediatek xHCI host
  5. controller
  6. add a DT binding documentation of xHCI host controller for the
  7. MT8173 SoC from Mediatek.
  8. Signed-off-by: Chunfeng Yun <chunfeng.yun@mediatek.com>
  9. ---
  10. .../devicetree/bindings/usb/mt8173-xhci.txt | 51 ++++++++++++++++++++
  11. 1 file changed, 51 insertions(+)
  12. create mode 100644 Documentation/devicetree/bindings/usb/mt8173-xhci.txt
  13. --- /dev/null
  14. +++ b/Documentation/devicetree/bindings/usb/mt8173-xhci.txt
  15. @@ -0,0 +1,51 @@
  16. +MT8173 xHCI
  17. +
  18. +The device node for Mediatek SOC USB3.0 host controller
  19. +
  20. +Required properties:
  21. + - compatible : should contain "mediatek,mt8173-xhci"
  22. + - reg : specifies physical base address and size of the registers,
  23. + the first one for MAC, the second for IPPC
  24. + - interrupts : interrupt used by the controller
  25. + - power-domains : a phandle to USB power domain node to control USB's
  26. + mtcmos
  27. + - vusb33-supply : regulator of USB avdd3.3v
  28. +
  29. + - clocks : a list of phandle + clock-specifier pairs, one for each
  30. + entry in clock-names
  31. + - clock-names : must contain
  32. + "sys_ck": for clock of xHCI MAC
  33. + "wakeup_deb_p0": for USB wakeup debounce clock of port0
  34. + "wakeup_deb_p0": for USB wakeup debounce clock of port1
  35. +
  36. + - phys : a list of phandle + phy specifier pairs
  37. +
  38. +Optional properties:
  39. + - mediatek,wakeup-src : 1: ip sleep wakeup mode; 2: line state wakeup
  40. + mode;
  41. + - mediatek,syscon-wakeup : phandle to syscon used to access USB wakeup
  42. + control register, it depends on "mediatek,wakeup-src".
  43. + - vbus-supply : reference to the VBUS regulator;
  44. + - usb3-lpm-capable : supports USB3.0 LPM
  45. +
  46. +Example:
  47. +usb30: usb@11270000 {
  48. + compatible = "mediatek,mt8173-xhci";
  49. + reg = <0 0x11270000 0 0x1000>,
  50. + <0 0x11280700 0 0x0100>;
  51. + interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_LOW>;
  52. + power-domains = <&scpsys MT8173_POWER_DOMAIN_USB>;
  53. + clocks = <&topckgen CLK_TOP_USB30_SEL>,
  54. + <&pericfg CLK_PERI_USB0>,
  55. + <&pericfg CLK_PERI_USB1>;
  56. + clock-names = "sys_ck",
  57. + "wakeup_deb_p0",
  58. + "wakeup_deb_p1";
  59. + phys = <&phy_port0 PHY_TYPE_USB3>,
  60. + <&phy_port1 PHY_TYPE_USB2>;
  61. + vusb33-supply = <&mt6397_vusb_reg>;
  62. + vbus-supply = <&usb_p1_vbus>;
  63. + usb3-lpm-capable;
  64. + mediatek,syscon-wakeup = <&pericfg>;
  65. + mediatek,wakeup-src = <1>;
  66. +};