CS-QR10.dts 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. / {
  4. compatible = "ralink,mt7620a-soc";
  5. model = "Planex CS-QR10";
  6. sound {
  7. compatible = "mediatek,mt7620-audio-wm8960";
  8. model = "mt7620-wm8960";
  9. i2s-controller = <&i2s>;
  10. audio-routing =
  11. "Ext Spk", "SPK_LP",
  12. "Ext Spk", "SPK_LN",
  13. "Ext Spk", "SPK_RP",
  14. "Ext Spk", "SPK_RN";
  15. };
  16. gpio-leds {
  17. compatible = "gpio-leds";
  18. power {
  19. label = "cs-qr10:red:power";
  20. gpios = <&gpio1 4 1>;
  21. };
  22. };
  23. gpio-keys-polled {
  24. compatible = "gpio-keys-polled";
  25. #address-cells = <1>;
  26. #size-cells = <0>;
  27. poll-interval = <20>;
  28. s1 {
  29. label = "reset";
  30. gpios = <&gpio1 1 1>;
  31. linux,code = <0x198>;
  32. };
  33. s2 {
  34. label = "wps";
  35. gpios = <&gpio1 3 1>;
  36. linux,code = <0x211>;
  37. };
  38. };
  39. };
  40. &gpio0 {
  41. status = "okay";
  42. };
  43. &gpio1 {
  44. status = "okay";
  45. };
  46. &gpio2 {
  47. status = "okay";
  48. };
  49. &gpio3 {
  50. status = "okay";
  51. };
  52. &i2c {
  53. status = "okay";
  54. };
  55. &i2s {
  56. status = "okay";
  57. pinctrl-names = "default";
  58. pinctrl-0 = <&pcm_i2s_pins>;
  59. };
  60. &spi0 {
  61. status = "okay";
  62. m25p80@0 {
  63. #address-cells = <1>;
  64. #size-cells = <1>;
  65. compatible = "jedec,spi-nor";
  66. reg = <0>;
  67. linux,modalias = "m25p80", "mx25l6405d";
  68. spi-max-frequency = <10000000>;
  69. partition@0 {
  70. label = "u-boot";
  71. reg = <0x0 0x30000>;
  72. read-only;
  73. };
  74. partition@30000 {
  75. label = "u-boot-env";
  76. reg = <0x30000 0x10000>;
  77. read-only;
  78. };
  79. factory: partition@40000 {
  80. label = "factory";
  81. reg = <0x40000 0x10000>;
  82. read-only;
  83. };
  84. partition@50000 {
  85. label = "firmware";
  86. reg = <0x50000 0x7b0000>;
  87. };
  88. };
  89. };
  90. &pcm {
  91. status = "okay";
  92. };
  93. &gdma {
  94. status = "okay";
  95. };
  96. &pinctrl {
  97. state_default: pinctrl0 {
  98. gpio {
  99. ralink,group = "spi refclk", "rgmii1";
  100. ralink,function = "gpio";
  101. };
  102. wdt {
  103. ralink,group = "wdt";
  104. ralink,function = "wdt refclk";
  105. };
  106. };
  107. };
  108. &ethernet {
  109. pinctrl-names = "default";
  110. pinctrl-0 = <&ephy_pins>;
  111. mtd-mac-address = <&factory 0x4>;
  112. mediatek,portmap = "llllw";
  113. };
  114. &gsw {
  115. ralink,port4 = "ephy";
  116. };
  117. &sdhci {
  118. status = "okay";
  119. };
  120. &ehci {
  121. status = "okay";
  122. };
  123. &ohci {
  124. status = "okay";
  125. };
  126. &wmac {
  127. ralink,mtd-eeprom = <&factory 0>;
  128. };
  129. &pcie {
  130. status = "okay";
  131. };