E1700.dts 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152
  1. /*
  2. * Device Tree file for the Linksys E1700
  3. *
  4. * Copyright (C) 2014 Imre Kaloz <kaloz@openwrt.org>
  5. *
  6. * This file is licensed under the terms of the GNU General Public
  7. * License version 2. This program is licensed "as is" without any
  8. * warranty of any kind, whether express or implied.
  9. */
  10. /dts-v1/;
  11. #include "mt7620a.dtsi"
  12. / {
  13. compatible = "linksys,e1700", "ralink,mt7620a-soc";
  14. model = "Linksys E1700";
  15. gpio-keys-polled {
  16. compatible = "gpio-keys-polled";
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. poll-interval = <20>;
  20. reset {
  21. label = "reset";
  22. gpios = <&gpio0 1 0>;
  23. linux,code = <0x198>;
  24. };
  25. wps {
  26. label = "wps";
  27. gpios = <&gpio0 2 0>;
  28. linux,code = <0x211>;
  29. };
  30. };
  31. gpio-leds {
  32. compatible = "gpio-leds";
  33. power {
  34. label = "e1700:green:power";
  35. gpios = <&gpio0 10 1>;
  36. };
  37. wan {
  38. label = "e1700:green:wps";
  39. gpios = <&gpio0 12 1>;
  40. };
  41. };
  42. };
  43. &spi0 {
  44. status = "okay";
  45. m25p80@0 {
  46. #address-cells = <1>;
  47. #size-cells = <1>;
  48. compatible = "jedec,spi-nor";
  49. reg = <0>;
  50. linux,modalias = "m25p80", "mx25l6405d";
  51. spi-max-frequency = <10000000>;
  52. partition@0 {
  53. label = "u-boot";
  54. reg = <0x0 0x30000>;
  55. read-only;
  56. };
  57. partition@30000 {
  58. label = "config";
  59. reg = <0x30000 0x10000>;
  60. read-only;
  61. };
  62. factory: partition@40000 {
  63. label = "factory";
  64. reg = <0x40000 0x10000>;
  65. read-only;
  66. };
  67. partition@50000 {
  68. label = "firmware";
  69. reg = <0x50000 0x7b0000>;
  70. };
  71. };
  72. };
  73. &pinctrl {
  74. state_default: pinctrl0 {
  75. gpio {
  76. ralink,group = "i2c", "uartf";
  77. ralink,function = "gpio";
  78. };
  79. };
  80. };
  81. &ethernet {
  82. status = "okay";
  83. mtd-mac-address = <&factory 0x28>;
  84. pinctrl-names = "default";
  85. pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>;
  86. port@5 {
  87. status = "okay";
  88. mediatek,fixed-link = <1000 1 1 1>;
  89. phy-mode = "rgmii";
  90. };
  91. mdio-bus {
  92. status = "okay";
  93. phy0: ethernet-phy@0 {
  94. reg = <0>;
  95. phy-mode = "rgmii";
  96. };
  97. phy1: ethernet-phy@1 {
  98. reg = <1>;
  99. phy-mode = "rgmii";
  100. };
  101. phy2: ethernet-phy@2 {
  102. reg = <2>;
  103. phy-mode = "rgmii";
  104. };
  105. phy3: ethernet-phy@3 {
  106. reg = <3>;
  107. phy-mode = "rgmii";
  108. };
  109. phy4: ethernet-phy@4 {
  110. reg = <4>;
  111. phy-mode = "rgmii";
  112. };
  113. phy1f: ethernet-phy@1f {
  114. reg = <0x1f>;
  115. phy-mode = "rgmii";
  116. };
  117. };
  118. };
  119. &gsw {
  120. mediatek,port4 = "gmac";
  121. mediatek,mt7530 = <1>;
  122. };
  123. &wmac {
  124. ralink,mtd-eeprom = <&factory 0>;
  125. };