LINKIT7688.dts 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182
  1. /dts-v1/;
  2. #include "mt7628an.dtsi"
  3. / {
  4. compatible = "mediatek,linkit", "mediatek,mt7628an-soc";
  5. model = "MediaTek LinkIt Smart 7688";
  6. chosen {
  7. bootargs = "console=ttyS2,57600";
  8. };
  9. aliases {
  10. serial0 = &uart2;
  11. };
  12. memory@0 {
  13. device_type = "memory";
  14. reg = <0x0 0x8000000>;
  15. };
  16. bootstrap {
  17. compatible = "mediatek,linkit";
  18. status = "okay";
  19. };
  20. gpio-leds {
  21. compatible = "gpio-leds";
  22. wifi {
  23. label = "mediatek:orange:wifi";
  24. gpios = <&wgpio 0 0>;
  25. default-state = "on";
  26. };
  27. };
  28. gpio-keys-polled {
  29. compatible = "gpio-keys-polled";
  30. #address-cells = <1>;
  31. #size-cells = <0>;
  32. poll-interval = <20>;
  33. wps {
  34. label = "reset";
  35. gpios = <&gpio1 6 1>;
  36. linux,code = <0x211>;
  37. };
  38. };
  39. wgpio: gpio-wifi {
  40. compatible = "mediatek,gpio-wifi";
  41. #address-cells = <1>;
  42. #size-cells = <0>;
  43. gpio-controller;
  44. #gpio-cells = <2>;
  45. };
  46. };
  47. &pinctrl {
  48. state_default: pinctrl0 {
  49. gpio {
  50. ralink,group = "gpio";
  51. ralink,function = "gpio";
  52. };
  53. perst {
  54. ralink,group = "perst";
  55. ralink,function = "gpio";
  56. };
  57. refclk {
  58. ralink,group = "refclk";
  59. ralink,function = "gpio";
  60. };
  61. i2s {
  62. ralink,group = "i2s";
  63. ralink,function = "gpio";
  64. };
  65. spis {
  66. ralink,group = "spis";
  67. ralink,function = "gpio";
  68. };
  69. wled_kn {
  70. ralink,group = "wled_kn";
  71. ralink,function = "gpio";
  72. };
  73. wled_an {
  74. ralink,group = "wled_an";
  75. ralink,function = "wled_an";
  76. };
  77. wdt {
  78. ralink,group = "wdt";
  79. ralink,function = "gpio";
  80. };
  81. };
  82. };
  83. &wmac {
  84. status = "okay";
  85. };
  86. &spi0 {
  87. status = "okay";
  88. pinctrl-names = "default";
  89. pinctrl-0 = <&spi_pins>, <&spi_cs1_pins>;
  90. m25p80@0 {
  91. #address-cells = <1>;
  92. #size-cells = <1>;
  93. compatible = "jedec,spi-nor";
  94. reg = <0>;
  95. linux,modalias = "m25p80", "mx25l25635e";
  96. spi-max-frequency = <40000000>;
  97. m25p,chunked-io = <31>;
  98. partition@0 {
  99. label = "u-boot";
  100. reg = <0x0 0x30000>;
  101. read-only;
  102. };
  103. partition@30000 {
  104. label = "u-boot-env";
  105. reg = <0x30000 0x10000>;
  106. };
  107. factory: partition@40000 {
  108. label = "factory";
  109. reg = <0x40000 0x10000>;
  110. read-only;
  111. };
  112. partition@50000 {
  113. label = "firmware";
  114. reg = <0x50000 0x1fb0000>;
  115. };
  116. };
  117. spidev@1 {
  118. #address-cells = <1>;
  119. #size-cells = <1>;
  120. compatible = "linux,spidev";
  121. reg = <1>;
  122. spi-max-frequency = <40000000>;
  123. };
  124. };
  125. &i2c {
  126. status = "okay";
  127. };
  128. &uart1 {
  129. status = "okay";
  130. };
  131. &uart2 {
  132. status = "okay";
  133. };
  134. &pwm {
  135. status = "okay";
  136. };
  137. &ethernet {
  138. mtd-mac-address = <&factory 0x28>;
  139. };
  140. &sdhci {
  141. status = "okay";
  142. mediatek,cd-high;
  143. };
  144. &wmac {
  145. status = "okay";
  146. };