MT7620a_MT7610e.dts 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. / {
  4. compatible = "ralink,mt7620a-eval-board", "ralink,mt7620a-soc";
  5. model = "Ralink MT7620A evaluation board";
  6. gpio-keys-polled {
  7. compatible = "gpio-keys";
  8. #address-cells = <1>;
  9. #size-cells = <0>;
  10. poll-interval = <20>;
  11. wps {
  12. label = "wps";
  13. gpios = <&gpio0 12 1>;
  14. linux,code = <0x100>;
  15. };
  16. reset {
  17. label = "reset";
  18. gpios = <&gpio0 13 1>;
  19. linux,code = <0x101>;
  20. };
  21. };
  22. };
  23. &gpio0 {
  24. status = "okay";
  25. };
  26. &spi0 {
  27. status = "okay";
  28. m25p80@0 {
  29. #address-cells = <1>;
  30. #size-cells = <1>;
  31. compatible = "jedec,spi-nor";
  32. reg = <0>;
  33. linux,modalias = "m25p80", "en25q64";
  34. spi-max-frequency = <1000000>;
  35. partition@0 {
  36. label = "u-boot";
  37. reg = <0x0 0x30000>;
  38. read-only;
  39. };
  40. partition@30000 {
  41. label = "u-boot-env";
  42. reg = <0x30000 0x10000>;
  43. read-only;
  44. };
  45. factory: partition@40000 {
  46. label = "factory";
  47. reg = <0x40000 0x10000>;
  48. read-only;
  49. };
  50. partition@50000 {
  51. label = "firmware";
  52. reg = <0x50000 0x7b0000>;
  53. };
  54. };
  55. };
  56. &ethernet {
  57. status = "okay";
  58. pinctrl-names = "default";
  59. pinctrl-0 = <&ephy_pins>;
  60. mediatek,portmap = "llllw";
  61. };
  62. &gsw {
  63. mediatek,port4 = "ephy";
  64. };
  65. &sdhci {
  66. status = "okay";
  67. };
  68. &pcie {
  69. status = "okay";
  70. };