MZK-W300NH2.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. / {
  4. compatible = "MZK-W300NH2", "ralink,rt3052-soc";
  5. model = "Planex MZK-W300NH2";
  6. cfi@1f000000 {
  7. compatible = "cfi-flash";
  8. reg = <0x1f000000 0x800000>;
  9. bank-width = <2>;
  10. device-width = <2>;
  11. #address-cells = <1>;
  12. #size-cells = <1>;
  13. partition@0 {
  14. label = "u-boot";
  15. reg = <0x0 0x30000>;
  16. read-only;
  17. };
  18. partition@30000 {
  19. label = "u-boot-env";
  20. reg = <0x30000 0x10000>;
  21. read-only;
  22. };
  23. factory: partition@40000 {
  24. label = "factory";
  25. reg = <0x40000 0x10000>;
  26. read-only;
  27. };
  28. partition@3e0000 {
  29. label = "cimage";
  30. reg = <0x3e0000 0x20000>;
  31. read-only;
  32. };
  33. partition@50000 {
  34. label = "firmware";
  35. reg = <0x50000 0x390000>;
  36. };
  37. };
  38. gpio-leds {
  39. compatible = "gpio-leds";
  40. power {
  41. label = "mzk-w300nh2:green:power";
  42. gpios = <&gpio0 9 1>;
  43. };
  44. wlan {
  45. label = "mzk-w300nh2:amber:wlan";
  46. gpios = <&gpio0 14 1>;
  47. };
  48. wps {
  49. label = "mzk-w300nh2:amber:wps";
  50. gpios = <&gpio0 11 1>;
  51. };
  52. };
  53. gpio-keys-polled {
  54. compatible = "gpio-keys-polled";
  55. #address-cells = <1>;
  56. #size-cells = <0>;
  57. poll-interval = <20>;
  58. wps {
  59. label = "wps";
  60. gpios = <&gpio0 12 1>;
  61. linux,code = <0x211>;
  62. };
  63. reset {
  64. label = "reset";
  65. gpios = <&gpio0 0 1>;
  66. linux,code = <0x198>;
  67. };
  68. rt {
  69. label = "rt";
  70. gpios = <&gpio0 13 1>;
  71. linux,code = <0x100>;
  72. };
  73. };
  74. };
  75. &pinctrl {
  76. state_default: pinctrl0 {
  77. gpio {
  78. ralink,group = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
  79. ralink,function = "gpio";
  80. };
  81. };
  82. };
  83. &ethernet {
  84. mtd-mac-address = <&factory 0x4>;
  85. };
  86. &esw {
  87. mediatek,portmap = <0x2f>;
  88. };
  89. &wmac {
  90. ralink,mtd-eeprom = <&factory 0>;
  91. };