SAP-G3200U3.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122
  1. /dts-v1/;
  2. #include "mt7621.dtsi"
  3. / {
  4. compatible = "mediatek,mt7621-eval-board", "mediatek,mt7621-soc";
  5. model = "STORYLiNK SAP-G3200U3";
  6. memory@0 {
  7. device_type = "memory";
  8. reg = <0x0 0x8000000>;
  9. };
  10. chosen {
  11. bootargs = "console=ttyS0,57600";
  12. };
  13. gpio-leds {
  14. compatible = "gpio-leds";
  15. usb {
  16. label = "sap-g3200u3:green:usb";
  17. gpios = <&gpio0 13 1>;
  18. };
  19. };
  20. gpio-keys-polled {
  21. compatible = "gpio-keys-polled";
  22. #address-cells = <1>;
  23. #size-cells = <0>;
  24. poll-interval = <20>;
  25. reset {
  26. label = "reset";
  27. gpios = <&gpio0 16 1>;
  28. linux,code = <0x198>;
  29. };
  30. rfkill {
  31. label = "rfkill";
  32. gpios = <&gpio0 14 1>;
  33. linux,code = <0xf7>;
  34. };
  35. };
  36. };
  37. &spi0 {
  38. status = "okay";
  39. m25p80@0 {
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. compatible = "jedec,spi-nor";
  43. reg = <0>;
  44. linux,modalias = "m25p80", "en25q64";
  45. spi-max-frequency = <10000000>;
  46. partition@0 {
  47. label = "u-boot";
  48. reg = <0x0 0x30000>;
  49. read-only;
  50. };
  51. partition@30000 {
  52. label = "u-boot-env";
  53. reg = <0x30000 0x1000>;
  54. read-only;
  55. };
  56. partition@31000 {
  57. label = "config";
  58. reg = <0x31000 0xf000>;
  59. read-only;
  60. };
  61. factory: partition@40000 {
  62. label = "factory";
  63. reg = <0x40000 0x10000>;
  64. read-only;
  65. };
  66. partition@50000 {
  67. label = "firmware";
  68. reg = <0x50000 0x7b0000>;
  69. };
  70. };
  71. };
  72. &pcie {
  73. status = "okay";
  74. pcie0 {
  75. mt76@0,0 {
  76. reg = <0x0000 0 0 0 0>;
  77. device_type = "pci";
  78. mediatek,mtd-eeprom = <&factory 0x8000>;
  79. mediatek,2ghz = <0>;
  80. };
  81. };
  82. pcie1 {
  83. mt76@1,0 {
  84. reg = <0x0000 0 0 0 0>;
  85. device_type = "pci";
  86. mediatek,mtd-eeprom = <&factory 0x0000>;
  87. mediatek,5ghz = <0>;
  88. };
  89. };
  90. };
  91. &ethernet {
  92. mtd-mac-address = <&factory 0xe006>;
  93. };
  94. &pinctrl {
  95. state_default: pinctrl0 {
  96. gpio {
  97. ralink,group = "uart3", "jtag";
  98. ralink,function = "gpio";
  99. };
  100. };
  101. };