amazonse.dtsi 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. compatible = "lantiq,xway", "lantiq,ase";
  5. cpus {
  6. cpu@0 {
  7. compatible = "mips,mips4Kc";
  8. };
  9. };
  10. biu@1F800000 {
  11. #address-cells = <1>;
  12. #size-cells = <1>;
  13. compatible = "lantiq,biu", "simple-bus";
  14. reg = <0x1F800000 0x800000>;
  15. ranges = <0x0 0x1F800000 0x7FFFFF>;
  16. icu0: icu@80200 {
  17. #interrupt-cells = <1>;
  18. interrupt-controller;
  19. compatible = "lantiq,icu";
  20. reg = <0x80200 0x28
  21. 0x80228 0x28
  22. 0x80250 0x28
  23. 0x80278 0x28
  24. 0x802a0 0x28>;
  25. };
  26. watchdog@803F0 {
  27. compatible = "lantiq,wdt";
  28. reg = <0x803F0 0x10>;
  29. };
  30. };
  31. sram@1F000000 {
  32. #address-cells = <1>;
  33. #size-cells = <1>;
  34. compatible = "lantiq,sram", "simple-bus";
  35. reg = <0x1F000000 0x800000>;
  36. ranges = <0x0 0x1F000000 0x7FFFFF>;
  37. eiu0: eiu@101000 {
  38. #interrupt-cells = <1>;
  39. compatible = "lantiq,eiu-xway";
  40. reg = <0x101000 0x1000>;
  41. interrupt-parent = <&icu0>;
  42. interrupts = <29 30 31>;
  43. };
  44. pmu0: pmu@102000 {
  45. compatible = "lantiq,pmu-xway";
  46. reg = <0x102000 0x1000>;
  47. };
  48. cgu0: cgu@103000 {
  49. compatible = "lantiq,cgu-xway";
  50. reg = <0x103000 0x1000>;
  51. #clock-cells = <1>;
  52. };
  53. rcu0: rcu@203000 {
  54. compatible = "lantiq,rcu-xway";
  55. reg = <0x203000 0x1000>;
  56. };
  57. };
  58. fpi@10000000 {
  59. #address-cells = <1>;
  60. #size-cells = <1>;
  61. compatible = "lantiq,fpi", "simple-bus";
  62. ranges = <0x0 0x10000000 0xEEFFFFF>;
  63. reg = <0x10000000 0xEF00000>;
  64. spi@E100800 {
  65. compatible = "lantiq,spi-xway";
  66. reg = <0xE100800 0x100>;
  67. interrupt-parent = <&icu0>;
  68. interrupts = <24 25 26>;
  69. #address-cells = <1>;
  70. #size-cells = <1>;
  71. };
  72. gptu@E100A00 {
  73. compatible = "lantiq,gptu-xway";
  74. reg = <0xE100A00 0x100>;
  75. interrupt-parent = <&icu0>;
  76. interrupts = <97 98 99 100 101 102>;
  77. status = "disabled";
  78. };
  79. gpio: pinmux@E100B10 {
  80. compatible = "lantiq,pinctrl-ase";
  81. #gpio-cells = <2>;
  82. gpio-controller;
  83. reg = <0xE100B10 0xA0>;
  84. };
  85. serial@E100C00 {
  86. compatible = "lantiq,asc";
  87. reg = <0xE100C00 0x400>;
  88. interrupt-parent = <&icu0>;
  89. interrupts = <72 74 75>;
  90. };
  91. mei@E116000 {
  92. compatible = "lantiq,mei-xway";
  93. interrupt-parent = <&icu0>;
  94. interrupts = <63>;
  95. };
  96. ifxhcd@E101000 {
  97. compatible = "lantiq,ifxhcd-ase";
  98. reg = <0xE101000 0x1000
  99. 0xE120000 0x3f000>;
  100. interrupt-parent = <&icu0>;
  101. interrupts = <39>;
  102. status = "disabled";
  103. };
  104. dma0: dma@E104100 {
  105. compatible = "lantiq,dma-xway";
  106. reg = <0xE104100 0x800>;
  107. };
  108. ebu0: ebu@E105300 {
  109. compatible = "lantiq,ebu-xway";
  110. reg = <0xE105300 0x100>;
  111. };
  112. ppe@E234000 {
  113. compatible = "lantiq,ppe-ase";
  114. interrupt-parent = <&icu0>;
  115. interrupts = <85>;
  116. };
  117. etop@E180000 {
  118. compatible = "lantiq,etop-xway";
  119. reg = <0xE180000 0x40000>;
  120. interrupt-parent = <&icu0>;
  121. interrupts = <105 109>;
  122. };
  123. };
  124. adsl {
  125. compatible = "lantiq,adsl-ase";
  126. };
  127. };