LINKIT7688.dts 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166
  1. /dts-v1/;
  2. /include/ "mt7628an.dtsi"
  3. / {
  4. compatible = "mediatek,linkit", "mediatek,mt7628an-soc";
  5. model = "MediaTek LinkIt Smart 7688";
  6. chosen {
  7. bootargs = "console=ttyS2,57600";
  8. };
  9. memory@0 {
  10. device_type = "memory";
  11. reg = <0x0 0x8000000>;
  12. };
  13. pinctrl {
  14. state_default: pinctrl0 {
  15. gpio {
  16. ralink,group = "gpio";
  17. ralink,function = "gpio";
  18. };
  19. perst {
  20. ralink,group = "perst";
  21. ralink,function = "gpio";
  22. };
  23. refclk {
  24. ralink,group = "refclk";
  25. ralink,function = "gpio";
  26. };
  27. i2s {
  28. ralink,group = "i2s";
  29. ralink,function = "gpio";
  30. };
  31. spis {
  32. ralink,group = "spis";
  33. ralink,function = "gpio";
  34. };
  35. wled_kn {
  36. ralink,group = "wled_kn";
  37. ralink,function = "gpio";
  38. };
  39. wled_an {
  40. ralink,group = "wled_an";
  41. ralink,function = "wled_an";
  42. };
  43. wdt {
  44. ralink,group = "wdt";
  45. ralink,function = "gpio";
  46. };
  47. };
  48. };
  49. palmbus@10000000 {
  50. spi@b00 {
  51. status = "okay";
  52. pinctrl-names = "default";
  53. pinctrl-0 = <&spi_pins>, <&spi_cs1_pins>;
  54. m25p80@0 {
  55. #address-cells = <1>;
  56. #size-cells = <1>;
  57. compatible = "mx25l25635e";
  58. reg = <0 0>;
  59. linux,modalias = "m25p80", "mx25l25635e";
  60. spi-max-frequency = <40000000>;
  61. m25p,chunked-io = <31>;
  62. partition@0 {
  63. label = "u-boot";
  64. reg = <0x0 0x30000>;
  65. read-only;
  66. };
  67. partition@30000 {
  68. label = "u-boot-env";
  69. reg = <0x30000 0x10000>;
  70. };
  71. factory: partition@40000 {
  72. label = "factory";
  73. reg = <0x40000 0x10000>;
  74. read-only;
  75. };
  76. partition@50000 {
  77. label = "firmware";
  78. reg = <0x50000 0x1fb0000>;
  79. };
  80. };
  81. spidev@1 {
  82. #address-cells = <1>;
  83. #size-cells = <1>;
  84. compatible = "spidev";
  85. reg = <1 0>;
  86. spi-max-frequency = <40000000>;
  87. };
  88. };
  89. i2c@900 {
  90. status = "okay";
  91. };
  92. uart1@d00 {
  93. status = "okay";
  94. };
  95. uart2@e00 {
  96. status = "okay";
  97. };
  98. pwm@5000 {
  99. status = "okay";
  100. };
  101. };
  102. ethernet@10100000 {
  103. mtd-mac-address = <&factory 0x28>;
  104. };
  105. sdhci@10130000 {
  106. status = "okay";
  107. mediatek,cd-high;
  108. // mediatek,cd-poll;
  109. };
  110. bootstrap {
  111. compatible = "mediatek,linkit";
  112. status = "okay";
  113. };
  114. gpio-leds {
  115. compatible = "gpio-leds";
  116. wifi {
  117. label = "mediatek:orange:wifi";
  118. gpios = <&wgpio 0 0>;
  119. default-state = "on";
  120. };
  121. };
  122. gpio-keys-polled {
  123. compatible = "gpio-keys-polled";
  124. #address-cells = <1>;
  125. #size-cells = <0>;
  126. poll-interval = <20>;
  127. wps {
  128. label = "reset";
  129. gpios = <&gpio1 6 1>;
  130. linux,code = <0x211>;
  131. };
  132. };
  133. wgpio: gpio-wifi {
  134. #address-cells = <1>;
  135. #size-cells = <0>;
  136. compatible = "mediatek,gpio-wifi";
  137. gpio-controller;
  138. #gpio-cells = <2>;
  139. };
  140. };