VOCORE.dts 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216
  1. /dts-v1/;
  2. /include/ "rt5350.dtsi"
  3. / {
  4. compatible = "VoCore", "ralink,rt5350-soc";
  5. model = "VoCore";
  6. palmbus@10000000 {
  7. gpio1: gpio@660 {
  8. status = "okay";
  9. };
  10. i2c@900 {
  11. status = "okay";
  12. };
  13. spi@b00 {
  14. status = "okay";
  15. m25p80@0 {
  16. #address-cells = <1>;
  17. #size-cells = <1>;
  18. compatible = "s25fl064k";
  19. reg = <0>;
  20. linux,modalias = "m25p80", "s25fl064k";
  21. spi-max-frequency = <10000000>;
  22. partition@0 {
  23. label = "uboot";
  24. reg = <0x0 0x30000>;
  25. read-only;
  26. };
  27. partition@30000 {
  28. label = "uboot-env";
  29. reg = <0x30000 0x10000>;
  30. read-only;
  31. };
  32. factory: partition@40000 {
  33. label = "factory";
  34. reg = <0x40000 0x10000>;
  35. read-only;
  36. };
  37. partition@50000 {
  38. label = "firmware";
  39. reg = <0x50000 0x7b0000>;
  40. };
  41. };
  42. spidev@1 {
  43. compatible = "linux,spidev";
  44. spi-max-frequency = <10000000>;
  45. reg = <1>;
  46. };
  47. };
  48. };
  49. pinctrl {
  50. state_default: pinctrl0 {
  51. gpio {
  52. ralink,group = "jtag", "uartf", "led";
  53. ralink,function = "gpio";
  54. };
  55. };
  56. };
  57. ethernet@10100000 {
  58. mtd-mac-address = <&factory 0x4>;
  59. };
  60. esw@10110000 {
  61. ralink,portmap = <0x17>;
  62. };
  63. wmac@10180000 {
  64. ralink,mtd-eeprom = <&factory 0>;
  65. };
  66. ehci@101c0000 {
  67. status = "okay";
  68. };
  69. ohci@101c1000 {
  70. status = "okay";
  71. };
  72. gpio-export {
  73. compatible = "gpio-export";
  74. #size-cells = <0>;
  75. gpio0 {
  76. gpio-export,name = "gpio0";
  77. gpio-export,direction_may_change = <1>;
  78. gpios = <&gpio0 0 0>;
  79. };
  80. /* UARTF */
  81. gpio7 {
  82. /* UARTF_RTS_N */
  83. gpio-export,name = "gpio7";
  84. gpio-export,direction_may_change = <1>;
  85. gpios = <&gpio0 7 0>;
  86. };
  87. gpio8 {
  88. /* UARTF_TXD */
  89. gpio-export,name = "gpio8";
  90. gpio-export,direction_may_change = <1>;
  91. gpios = <&gpio0 8 0>;
  92. };
  93. gpio9 {
  94. /* UARTF_CTS_N */
  95. gpio-export,name = "gpio9";
  96. gpio-export,direction_may_change = <1>;
  97. gpios = <&gpio0 9 0>;
  98. };
  99. gpio12 {
  100. /* UARTF_DCD_N */
  101. gpio-export,name = "gpio12";
  102. gpio-export,direction_may_change = <1>;
  103. gpios = <&gpio0 12 0>;
  104. };
  105. gpio13 {
  106. /* UARTF_DSR_N */
  107. gpio-export,name = "gpio13";
  108. gpio-export,direction_may_change = <1>;
  109. gpios = <&gpio0 13 0>;
  110. };
  111. gpio14 {
  112. /* UARTF_RIN */
  113. gpio-export,name = "gpio14";
  114. gpio-export,direction_may_change = <1>;
  115. gpios = <&gpio0 14 0>;
  116. };
  117. /* JTAG */
  118. gpio17 {
  119. /* JTAG_TDO */
  120. gpio-export,name = "gpio17";
  121. gpio-export,direction_may_change = <1>;
  122. gpios = <&gpio0 17 0>;
  123. };
  124. gpio18 {
  125. /* JTAG_TDI */
  126. gpio-export,name = "gpio18";
  127. gpio-export,direction_may_change = <1>;
  128. gpios = <&gpio0 18 0>;
  129. };
  130. gpio19 {
  131. /* JTAG_TMS */
  132. gpio-export,name = "gpio19";
  133. gpio-export,direction_may_change = <1>;
  134. gpios = <&gpio0 19 0>;
  135. };
  136. gpio20 {
  137. /* JTAG_TCLK */
  138. gpio-export,name = "gpio20";
  139. gpio-export,direction_may_change = <1>;
  140. gpios = <&gpio0 20 0>;
  141. };
  142. gpio21 {
  143. /* JTAG_TRST_N */
  144. gpio-export,name = "gpio21";
  145. gpio-export,direction_may_change = <1>;
  146. gpios = <&gpio0 21 0>;
  147. };
  148. /* ETH LEDs */
  149. gpio22 {
  150. /* ETH0_LED */
  151. gpio-export,name = "gpio22";
  152. gpio-export,direction_may_change = <1>;
  153. gpios = <&gpio1 0 0>;
  154. };
  155. gpio23 {
  156. /* ETH1_LED */
  157. gpio-export,name = "gpio23";
  158. gpio-export,direction_may_change = <1>;
  159. gpios = <&gpio1 1 0>;
  160. };
  161. gpio24 {
  162. /* ETH2_LED */
  163. gpio-export,name = "gpio24";
  164. gpio-export,direction_may_change = <1>;
  165. gpios = <&gpio1 2 0>;
  166. };
  167. gpio25 {
  168. /* ETH3_LED */
  169. gpio-export,name = "gpio25";
  170. gpio-export,direction_may_change = <1>;
  171. gpios = <&gpio1 3 0>;
  172. };
  173. gpio26 {
  174. /* ETH4_LED */
  175. gpio-export,name = "gpio26";
  176. gpio-export,direction_may_change = <1>;
  177. gpios = <&gpio1 4 0>;
  178. };
  179. };
  180. gpio-leds {
  181. compatible = "gpio-leds";
  182. status {
  183. /* UARTF_RXD */
  184. label = "vocore:green:status";
  185. gpios = <&gpio0 10 0>;
  186. };
  187. eth {
  188. /* UARTF_DTR_N */
  189. label = "vocore:orange:eth";
  190. gpios = <&gpio0 11 0>;
  191. };
  192. };
  193. };