| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356 |
- From 37a95ae4ba75407a26862ece6f48fa68aa6c5c78 Mon Sep 17 00:00:00 2001
- From: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
- Date: Sat, 2 Mar 2013 23:34:00 +0100
- Subject: MIPS: add board support for AVM FritzBox 3370
- Signed-off-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
- --- /dev/null
- +++ b/board/avm/fb3370/Makefile
- @@ -0,0 +1,28 @@
- +#
- +# Copyright (C) 2000-2011 Wolfgang Denk, DENX Software Engineering, wd@denx.de
- +# Copyright (C) 2011 Daniel Schwierzeck, daniel.schwierzeck@googlemail.com
- +#
- +# SPDX-License-Identifier: GPL-2.0+
- +#
- +
- +include $(TOPDIR)/config.mk
- +
- +LIB = $(obj)lib$(BOARD).o
- +
- +COBJS = $(BOARD).o
- +
- +SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c)
- +OBJS := $(addprefix $(obj),$(COBJS))
- +SOBJS := $(addprefix $(obj),$(SOBJS))
- +
- +$(LIB): $(obj).depend $(OBJS) $(SOBJS)
- + $(call cmd_link_o_target, $(OBJS) $(SOBJS))
- +
- +#########################################################################
- +
- +# defines $(obj).depend target
- +include $(SRCTREE)/rules.mk
- +
- +sinclude $(obj).depend
- +
- +#########################################################################
- --- /dev/null
- +++ b/board/avm/fb3370/config.mk
- @@ -0,0 +1,7 @@
- +#
- +# Copyright (C) 2011 Daniel Schwierzeck, daniel.schwierzeck@googlemail.com
- +#
- +# SPDX-License-Identifier: GPL-2.0+
- +#
- +
- +PLATFORM_CPPFLAGS += -I$(TOPDIR)/board/$(BOARDDIR)
- --- /dev/null
- +++ b/board/avm/fb3370/ddr_settings.h
- @@ -0,0 +1,69 @@
- +/*
- + * Copyright (C) 2007-2010 Lantiq Deutschland GmbH
- + * Copyright (C) 2011 Daniel Schwierzeck, daniel.schwierzeck@googlemail.com
- + *
- + * SPDX-License-Identifier: GPL-2.0+
- + */
- +
- +#define MC_CCR00_VALUE 0x101
- +#define MC_CCR01_VALUE 0x1000100
- +#define MC_CCR02_VALUE 0x1010000
- +#define MC_CCR03_VALUE 0x101
- +#define MC_CCR04_VALUE 0x1000000
- +#define MC_CCR05_VALUE 0x1000101
- +#define MC_CCR06_VALUE 0x1000100
- +#define MC_CCR07_VALUE 0x1010000
- +#define MC_CCR08_VALUE 0x1000101
- +#define MC_CCR09_VALUE 0x0
- +#define MC_CCR10_VALUE 0x2000100
- +#define MC_CCR11_VALUE 0x2000300
- +#define MC_CCR12_VALUE 0x30000
- +#define MC_CCR13_VALUE 0x202
- +#define MC_CCR14_VALUE 0x7080A0F
- +#define MC_CCR15_VALUE 0x2040F
- +#define MC_CCR16_VALUE 0x40000
- +#define MC_CCR17_VALUE 0x70102
- +#define MC_CCR18_VALUE 0x4020002
- +#define MC_CCR19_VALUE 0x30302
- +#define MC_CCR20_VALUE 0x8000700
- +#define MC_CCR21_VALUE 0x40F020A
- +#define MC_CCR22_VALUE 0x0
- +#define MC_CCR23_VALUE 0xC020000
- +#define MC_CCR24_VALUE 0x4401B04
- +#define MC_CCR25_VALUE 0x0
- +#define MC_CCR26_VALUE 0x0
- +#define MC_CCR27_VALUE 0x6420000
- +#define MC_CCR28_VALUE 0x0
- +#define MC_CCR29_VALUE 0x0
- +#define MC_CCR30_VALUE 0x798
- +#define MC_CCR31_VALUE 0x0
- +#define MC_CCR32_VALUE 0x0
- +#define MC_CCR33_VALUE 0x650000
- +#define MC_CCR34_VALUE 0x200C8
- +#define MC_CCR35_VALUE 0x1D445D
- +#define MC_CCR36_VALUE 0xC8
- +#define MC_CCR37_VALUE 0xC351
- +#define MC_CCR38_VALUE 0x0
- +#define MC_CCR39_VALUE 0x141F04
- +#define MC_CCR40_VALUE 0x142704
- +#define MC_CCR41_VALUE 0x141B42
- +#define MC_CCR42_VALUE 0x141B42
- +#define MC_CCR43_VALUE 0x566504
- +#define MC_CCR44_VALUE 0x566504
- +#define MC_CCR45_VALUE 0x565F17
- +#define MC_CCR46_VALUE 0x565F17
- +#define MC_CCR47_VALUE 0x0
- +#define MC_CCR48_VALUE 0x0
- +#define MC_CCR49_VALUE 0x0
- +#define MC_CCR50_VALUE 0x0
- +#define MC_CCR51_VALUE 0x0
- +#define MC_CCR52_VALUE 0x133
- +#define MC_CCR53_VALUE 0xF3014B27
- +#define MC_CCR54_VALUE 0xF3014B27
- +#define MC_CCR55_VALUE 0xF3014B27
- +#define MC_CCR56_VALUE 0xF3014B27
- +#define MC_CCR57_VALUE 0x7800301
- +#define MC_CCR58_VALUE 0x7800301
- +#define MC_CCR59_VALUE 0x7800301
- +#define MC_CCR60_VALUE 0x7800301
- +#define MC_CCR61_VALUE 0x4
- --- /dev/null
- +++ b/board/avm/fb3370/fb3370.c
- @@ -0,0 +1,138 @@
- +/*
- + * Copyright (C) 2011 Daniel Schwierzeck, daniel.schwierzeck@googlemail.com
- + *
- + * SPDX-License-Identifier: GPL-2.0+
- + */
- +
- +#include <common.h>
- +#include <spi.h>
- +#include <asm/gpio.h>
- +#include <asm/lantiq/eth.h>
- +#include <asm/lantiq/chipid.h>
- +#include <asm/lantiq/cpu.h>
- +#include <asm/arch/gphy.h>
- +
- +#if defined(CONFIG_SPL_BUILD)
- +#define do_gpio_init 1
- +#define do_pll_init 1
- +#define do_dcdc_init 0
- +#elif defined(CONFIG_SYS_BOOT_RAM)
- +#define do_gpio_init 1
- +#define do_pll_init 0
- +#define do_dcdc_init 1
- +#elif defined(CONFIG_SYS_BOOT_NOR)
- +#define do_gpio_init 1
- +#define do_pll_init 1
- +#define do_dcdc_init 1
- +#else
- +#define do_gpio_init 0
- +#define do_pll_init 0
- +#define do_dcdc_init 1
- +#endif
- +
- +static void gpio_init(void)
- +{
- + /* SPI CS 0.4 to serial flash */
- + gpio_direction_output(10, 1);
- +
- + /* EBU.FL_CS1 as output for NAND CE */
- + gpio_set_altfunc(23, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
- + /* EBU.FL_A23 as output for NAND CLE */
- + gpio_set_altfunc(24, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
- + /* EBU.FL_A24 as output for NAND ALE */
- + gpio_set_altfunc(13, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
- + /* GPIO 3.0 as input for NAND Ready Busy */
- + gpio_set_altfunc(48, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_IN);
- + /* GPIO 3.1 as output for NAND Read */
- + gpio_set_altfunc(49, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
- +}
- +
- +int board_early_init_f(void)
- +{
- + if (do_gpio_init)
- + gpio_init();
- +
- + if (do_pll_init)
- + ltq_pll_init();
- +
- + if (do_dcdc_init)
- + ltq_dcdc_init(0x7F);
- +
- + return 0;
- +}
- +
- +int checkboard(void)
- +{
- + puts("Board: " CONFIG_BOARD_NAME "\n");
- + ltq_chip_print_info();
- +
- + return 0;
- +}
- +
- +static const struct ltq_eth_port_config eth_port_config[] = {
- + /* GMAC0: external Lantiq PEF7071 10/100/1000 PHY for LAN port 0 */
- + { 0, 0x0, LTQ_ETH_PORT_PHY, PHY_INTERFACE_MODE_RGMII },
- + /* GMAC1: external Lantiq PEF7071 10/100/1000 PHY for LAN port 1 */
- + { 1, 0x1, LTQ_ETH_PORT_PHY, PHY_INTERFACE_MODE_RGMII },
- + /* GMAC2: internal GPHY0 with 10/100/1000 firmware for LAN port 2 */
- + { 2, 0x11, LTQ_ETH_PORT_PHY, PHY_INTERFACE_MODE_GMII },
- + /* GMAC3: unused */
- + { 3, 0x0, LTQ_ETH_PORT_NONE, PHY_INTERFACE_MODE_NONE },
- + /* GMAC4: internal GPHY1 with 10/100/1000 firmware for LAN port 3 */
- + { 4, 0x13, LTQ_ETH_PORT_PHY, PHY_INTERFACE_MODE_GMII },
- + /* GMAC5: external Lantiq PEF7071 10/100/1000 PHY for WANoE port */
- + { 5, 0x5, LTQ_ETH_PORT_PHY, PHY_INTERFACE_MODE_RGMII },
- +};
- +
- +static const struct ltq_eth_board_config eth_board_config = {
- + .ports = eth_port_config,
- + .num_ports = ARRAY_SIZE(eth_port_config),
- +};
- +
- +int board_eth_init(bd_t * bis)
- +{
- + const enum ltq_gphy_clk clk = LTQ_GPHY_CLK_25MHZ_PLL0;
- + const ulong fw_addr = 0x80FF0000;
- +
- + ltq_gphy_phy11g_a1x_load(fw_addr);
- +
- + ltq_cgu_gphy_clk_src(clk);
- +
- + ltq_rcu_gphy_boot(0, fw_addr);
- + ltq_rcu_gphy_boot(1, fw_addr);
- +
- + return ltq_eth_initialize(ð_board_config);
- +}
- +
- +int spi_cs_is_valid(unsigned int bus, unsigned int cs)
- +{
- + if (bus)
- + return 0;
- +
- + if (cs == 4)
- + return 1;
- +
- + return 0;
- +}
- +
- +void spi_cs_activate(struct spi_slave *slave)
- +{
- + switch (slave->cs) {
- + case 4:
- + gpio_set_value(10, 0);
- + break;
- + default:
- + break;
- + }
- +}
- +
- +void spi_cs_deactivate(struct spi_slave *slave)
- +{
- + switch (slave->cs) {
- + case 4:
- + gpio_set_value(10, 1);
- + break;
- + default:
- + break;
- + }
- +}
- --- a/boards.cfg
- +++ b/boards.cfg
- @@ -517,6 +517,9 @@ Active mips mips32 incai
- Active mips mips32 incaip - incaip incaip_100MHz incaip:CPU_CLOCK_RATE=100000000 Wolfgang Denk <wd@denx.de>
- Active mips mips32 incaip - incaip incaip_133MHz incaip:CPU_CLOCK_RATE=133000000 Wolfgang Denk <wd@denx.de>
- Active mips mips32 incaip - incaip incaip_150MHz incaip:CPU_CLOCK_RATE=150000000 Wolfgang Denk <wd@denx.de>
- +Active mips mips32 vrx200 avm fb3370 fb3370_eva fb3370:SYS_BOOT_EVA Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
- +Active mips mips32 vrx200 avm fb3370 fb3370_ram fb3370:SYS_BOOT_RAM Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
- +Active mips mips32 vrx200 avm fb3370 fb3370_sfspl fb3370:SYS_BOOT_SFSPL Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
- Active mips mips32 vrx200 lantiq easy80920 easy80920_nandspl easy80920:SYS_BOOT_NANDSPL Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
- Active mips mips32 vrx200 lantiq easy80920 easy80920_nor easy80920:SYS_BOOT_NOR Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
- Active mips mips32 vrx200 lantiq easy80920 easy80920_norspl easy80920:SYS_BOOT_NORSPL Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
- --- /dev/null
- +++ b/include/configs/fb3370.h
- @@ -0,0 +1,80 @@
- +/*
- + * Copyright (C) 2011-2013 Daniel Schwierzeck, daniel.schwierzeck@googlemail.com
- + *
- + * SPDX-License-Identifier: GPL-2.0+
- + */
- +
- +#ifndef __CONFIG_H
- +#define __CONFIG_H
- +
- +#define CONFIG_MACH_TYPE "FB3370"
- +#define CONFIG_IDENT_STRING " "CONFIG_MACH_TYPE
- +#define CONFIG_BOARD_NAME "AVM FritzBox 3370"
- +
- +/* Configure SoC */
- +#define CONFIG_LTQ_SUPPORT_UART /* Enable ASC and UART */
- +
- +#define CONFIG_LTQ_SUPPORT_ETHERNET /* Enable ethernet */
- +
- +#define CONFIG_LTQ_SUPPORT_SPI_FLASH
- +#define CONFIG_SPI_FLASH_MACRONIX /* Have a MX29LV620 serial flash */
- +
- +#define CONFIG_LTQ_SUPPORT_NAND_FLASH
- +
- +#define CONFIG_LTQ_SUPPORT_SPL_SPI_FLASH /* Build SPI flash SPL */
- +#define CONFIG_LTQ_SPL_COMP_LZO /* Compress SPL with LZO */
- +#define CONFIG_LTQ_SPL_CONSOLE /* Enable SPL console */
- +
- +#define CONFIG_SPL_SPI_BUS 0
- +#define CONFIG_SPL_SPI_CS 4
- +#define CONFIG_SPL_SPI_MAX_HZ 25000000
- +#define CONFIG_SPL_SPI_MODE 0
- +
- +#define CONFIG_SYS_DRAM_PROBE
- +
- +#define CONFIG_SYS_BOOTM_LEN 0x1000000 /* 16 MB */
- +
- +/* Environment */
- +#define CONFIG_ENV_SPI_BUS CONFIG_SPL_SPI_BUS
- +#define CONFIG_ENV_SPI_CS CONFIG_SPL_SPI_CS
- +#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SPL_SPI_MAX_HZ
- +#define CONFIG_ENV_SPI_MODE CONFIG_SPL_SPI_MODE
- +
- +#if defined(CONFIG_SYS_BOOT_SFSPL)
- +#define CONFIG_ENV_IS_IN_SPI_FLASH
- +#define CONFIG_ENV_OVERWRITE
- +#define CONFIG_ENV_OFFSET (192 * 1024)
- +#define CONFIG_ENV_SECT_SIZE (64 * 1024)
- +#else
- +#define CONFIG_ENV_IS_NOWHERE
- +#endif
- +
- +#define CONFIG_ENV_SIZE (8 * 1024)
- +#define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR
- +
- +#if defined(CONFIG_SYS_BOOT_EVA)
- +#define CONFIG_SYS_TEXT_BASE 0x80100000
- +#define CONFIG_SKIP_LOWLEVEL_INIT
- +#endif
- +
- +/* Console */
- +#define CONFIG_LTQ_ADVANCED_CONSOLE
- +#define CONFIG_BAUDRATE 115200
- +#define CONFIG_CONSOLE_ASC 1
- +#define CONFIG_CONSOLE_DEV "ttyLTQ1"
- +
- +/* Pull in default board configs for Lantiq XWAY VRX200 */
- +#include <asm/lantiq/config.h>
- +#include <asm/arch/config.h>
- +
- +/* Pull in default OpenWrt configs for Lantiq SoC */
- +#include "openwrt-lantiq-common.h"
- +
- +#define CONFIG_ENV_UPDATE_UBOOT_SF \
- + "update-uboot-sf=run load-uboot-sfspl-lzo write-uboot-sf\0"
- +
- +#define CONFIG_EXTRA_ENV_SETTINGS \
- + CONFIG_ENV_LANTIQ_DEFAULTS \
- + CONFIG_ENV_UPDATE_UBOOT_SF
- +
- +#endif /* __CONFIG_H */
|
