157-ARM-DT-ipq8064-Add-ADM-device-node.patch 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. From 1fb18acab2d71e7e4efd9c10492edb1baf84dcc0 Mon Sep 17 00:00:00 2001
  2. From: Andy Gross <agross@codeaurora.org>
  3. Date: Wed, 20 May 2015 15:41:07 +0530
  4. Subject: [PATCH] ARM: DT: ipq8064: Add ADM device node
  5. This patch adds support for the ADM DMA on the IPQ8064 SOC
  6. Signed-off-by: Andy Gross <agross@codeaurora.org>
  7. ---
  8. arch/arm/boot/dts/qcom-ipq8064-ap148.dts | 4 ++++
  9. arch/arm/boot/dts/qcom-ipq8064.dtsi | 21 +++++++++++++++++++++
  10. 2 files changed, 25 insertions(+)
  11. --- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
  12. +++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
  13. @@ -721,6 +721,26 @@
  14. status = "disabled";
  15. };
  16. +
  17. + adm_dma: dma@18300000 {
  18. + compatible = "qcom,adm";
  19. + reg = <0x18300000 0x100000>;
  20. + interrupts = <0 170 0>;
  21. + #dma-cells = <1>;
  22. +
  23. + clocks = <&gcc ADM0_CLK>, <&gcc ADM0_PBUS_CLK>;
  24. + clock-names = "core", "iface";
  25. +
  26. + resets = <&gcc ADM0_RESET>,
  27. + <&gcc ADM0_PBUS_RESET>,
  28. + <&gcc ADM0_C0_RESET>,
  29. + <&gcc ADM0_C1_RESET>,
  30. + <&gcc ADM0_C2_RESET>;
  31. + reset-names = "clk", "pbus", "c0", "c1", "c2";
  32. + qcom,ee = <0>;
  33. +
  34. + status = "disabled";
  35. + };
  36. };
  37. sfpb_mutex: sfpb-mutex {