VGV7510KW22.dtsi 4.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251
  1. #include "vr9.dtsi"
  2. #include <dt-bindings/input/input.h>
  3. / {
  4. chosen {
  5. bootargs = "console=ttyLTQ0,115200 mem=62M vpe1_load_addr=0x83e00000 vpe1_mem=2M maxvpes=1 maxtcs=1";
  6. };
  7. aliases {
  8. led-boot = &power_green;
  9. led-failsafe = &power_red;
  10. led-running = &power_green;
  11. led-dsl = &dsl;
  12. led-internet = &internet_green;
  13. led-wifi = &wifi;
  14. };
  15. sram@1F000000 {
  16. vmmc@107000 {
  17. status = "okay";
  18. gpios = <&gpio 30 GPIO_ACTIVE_HIGH //fxs relay
  19. &gpio 31 GPIO_ACTIVE_HIGH //still unknown
  20. &gpio 3 GPIO_ACTIVE_HIGH>; //reset_slic?
  21. };
  22. };
  23. memory@0 {
  24. reg = <0x0 0x4000000>;
  25. };
  26. fpi@10000000 {
  27. localbus@0 {
  28. nor-boot@0 {
  29. compatible = "lantiq,nor";
  30. bank-width = <2>;
  31. reg = <0 0x0 0x1000000>;
  32. #address-cells = <1>;
  33. #size-cells = <1>;
  34. partitions {
  35. compatible = "fixed-partitions";
  36. #address-cells = <1>;
  37. #size-cells = <1>;
  38. boardconfig: partition@fe0000 {
  39. label = "board_config";
  40. reg = <0xfe0000 0x20000>;
  41. read-only;
  42. };
  43. };
  44. };
  45. };
  46. gpio: pinmux@E100B10 {
  47. pinctrl-names = "default";
  48. pinctrl-0 = <&state_default>;
  49. state_default: pinmux {
  50. gphy-leds {
  51. lantiq,groups = "gphy0 led0", "gphy0 led1",
  52. "gphy1 led0", "gphy1 led1";
  53. lantiq,function = "gphy";
  54. lantiq,open-drain = <0>;
  55. lantiq,pull = <2>;
  56. lantiq,output = <1>;
  57. };
  58. mdio {
  59. lantiq,groups = "mdio";
  60. lantiq,function = "mdio";
  61. };
  62. pci-rst {
  63. lantiq,pins = "io21";
  64. lantiq,open-drain = <0>;
  65. lantiq,pull = <0>;
  66. lantiq,output = <1>;
  67. };
  68. };
  69. };
  70. ifxhcd@E101000 {
  71. status = "okay";
  72. gpios = <&gpio 47 GPIO_ACTIVE_HIGH>;
  73. };
  74. pcie@d900000 {
  75. status = "disabled";
  76. };
  77. };
  78. gphy-xrx200 {
  79. compatible = "lantiq,phy-xrx200";
  80. firmware1 = "lantiq/vr9_phy22f_a1x.bin"; /*VR9 1.1*/
  81. firmware2 = "lantiq/vr9_phy22f_a2x.bin"; /*VR9 1.2*/
  82. phys = [ 00 01 ];
  83. };
  84. gpio-keys-polled {
  85. compatible = "gpio-keys-polled";
  86. #address-cells = <1>;
  87. #size-cells = <0>;
  88. poll-interval = <100>;
  89. reset {
  90. label = "reset";
  91. gpios = <&gpio 6 GPIO_ACTIVE_LOW>;
  92. linux,code = <KEY_RESTART>;
  93. };
  94. wps {
  95. label = "wps";
  96. gpios = <&gpio 9 GPIO_ACTIVE_LOW>;
  97. linux,code = <KEY_WPS_BUTTON>;
  98. };
  99. };
  100. gpio-leds {
  101. compatible = "gpio-leds";
  102. dsl: dsl {
  103. label = "vgv7510kw22:green:dsl";
  104. gpios = <&gpio 2 GPIO_ACTIVE_LOW>;
  105. };
  106. internet_red {
  107. label = "vgv7510kw22:red:internet";
  108. gpios = <&gpio 10 GPIO_ACTIVE_LOW>;
  109. };
  110. info_red {
  111. label = "vgv7510kw22:red:info";
  112. gpios = <&gpio 12 GPIO_ACTIVE_LOW>;
  113. };
  114. power_green: power {
  115. label = "vgv7510kw22:green:power";
  116. gpios = <&gpio 14 GPIO_ACTIVE_LOW>;
  117. default-state = "keep";
  118. };
  119. info_green {
  120. label = "vgv7510kw22:green:info";
  121. gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
  122. };
  123. internet_green: internet_green {
  124. label = "vgv7510kw22:green:internet";
  125. gpios = <&gpio 19 GPIO_ACTIVE_LOW>;
  126. };
  127. wifi: wifi {
  128. label = "vgv7510kw22:green:wlan";
  129. gpios = <&gpio 20 GPIO_ACTIVE_LOW>;
  130. };
  131. power_red: power2 {
  132. label = "vgv7510kw22:red:power";
  133. gpios = <&gpio 28 GPIO_ACTIVE_LOW>;
  134. };
  135. phone {
  136. label = "vgv7510kw22:green:telefon";
  137. gpios = <&gpio 29 GPIO_ACTIVE_LOW>;
  138. };
  139. };
  140. };
  141. &pci0 {
  142. status = "okay";
  143. gpio-reset = <&gpio 21 GPIO_ACTIVE_HIGH>;
  144. wifi@1814,3592 {
  145. compatible = "pci1814,3592";
  146. reg = <0x7000 0 0 0 0>;
  147. ralink,mtd-eeprom = <&boardconfig 0x410>;
  148. ralink,mtd-eeprom-swap;
  149. mtd-mac-address = <&boardconfig 0x16>;
  150. mtd-mac-address-increment = <1>;
  151. };
  152. };
  153. &eth0 {
  154. lan: interface@0 {
  155. compatible = "lantiq,xrx200-pdi";
  156. #address-cells = <1>;
  157. #size-cells = <0>;
  158. reg = <0>;
  159. mtd-mac-address = <&boardconfig 0x16>;
  160. lantiq,switch;
  161. ethernet@0 {
  162. compatible = "lantiq,xrx200-pdi-port";
  163. reg = <0>;
  164. phy-mode = "mii";
  165. phy-handle = <&phy1>;
  166. };
  167. ethernet@2 {
  168. compatible = "lantiq,xrx200-pdi-port";
  169. reg = <2>;
  170. phy-mode = "mii";
  171. phy-handle = <&phy11>;
  172. };
  173. ethernet@3 {
  174. compatible = "lantiq,xrx200-pdi-port";
  175. reg = <3>;
  176. phy-mode = "mii";
  177. phy-handle = <&phy12>;
  178. };
  179. ethernet@4 {
  180. compatible = "lantiq,xrx200-pdi-port";
  181. reg = <4>;
  182. phy-mode = "mii";
  183. phy-handle = <&phy13>;
  184. };
  185. ethernet@5 {
  186. compatible = "lantiq,xrx200-pdi-port";
  187. reg = <5>;
  188. phy-mode = "mii";
  189. phy-handle = <&phy14>;
  190. };
  191. };
  192. mdio@0 {
  193. #address-cells = <1>;
  194. #size-cells = <0>;
  195. compatible = "lantiq,xrx200-mdio";
  196. phy1: ethernet-phy@1 {
  197. reg = <0x1>;
  198. compatible = "ethernet-phy-id0243.0c54", "ethernet-phy-ieee802.3-c22";
  199. };
  200. phy11: ethernet-phy@11 {
  201. reg = <0x11>;
  202. compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
  203. };
  204. phy12: ethernet-phy@12 {
  205. reg = <0x12>;
  206. compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
  207. };
  208. phy13: ethernet-phy@13 {
  209. reg = <0x13>;
  210. compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
  211. };
  212. phy14: ethernet-phy@14 {
  213. reg = <0x14>;
  214. compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
  215. };
  216. };
  217. };