3013-dts-ls1043ardb-add-mdio-phy-nodes.patch 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. From e2b301610e6201df40deb62942b18c772365eb1c Mon Sep 17 00:00:00 2001
  2. From: Shaohui Xie <Shaohui.Xie@freescale.com>
  3. Date: Thu, 21 Jan 2016 11:29:22 +0800
  4. Subject: [PATCH 13/70] dts: ls1043ardb: add mdio & phy nodes
  5. Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
  6. ---
  7. arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts | 65 +++++++++++++++++++++
  8. 1 file changed, 65 insertions(+)
  9. --- a/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
  10. +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
  11. @@ -115,3 +115,68 @@
  12. &duart1 {
  13. status = "okay";
  14. };
  15. +
  16. +&fman0 {
  17. + ethernet@e0000 {
  18. + phy-handle = <&qsgmii_phy1>;
  19. + phy-connection-type = "qsgmii";
  20. + };
  21. +
  22. + ethernet@e2000 {
  23. + phy-handle = <&qsgmii_phy2>;
  24. + phy-connection-type = "qsgmii";
  25. + };
  26. +
  27. + ethernet@e4000 {
  28. + phy-handle = <&rgmii_phy1>;
  29. + phy-connection-type = "rgmii";
  30. + };
  31. +
  32. + ethernet@e6000 {
  33. + phy-handle = <&rgmii_phy2>;
  34. + phy-connection-type = "rgmii";
  35. + };
  36. +
  37. + ethernet@e8000 {
  38. + phy-handle = <&qsgmii_phy3>;
  39. + phy-connection-type = "qsgmii";
  40. + };
  41. +
  42. + ethernet@ea000 {
  43. + phy-handle = <&qsgmii_phy4>;
  44. + phy-connection-type = "qsgmii";
  45. + };
  46. +
  47. + ethernet@f0000 { /* 10GEC1 */
  48. + phy-handle = <&aqr105_phy>;
  49. + phy-connection-type = "xgmii";
  50. + };
  51. +
  52. + mdio@fc000 {
  53. + rgmii_phy1: ethernet-phy@1 {
  54. + reg = <0x1>;
  55. + };
  56. + rgmii_phy2: ethernet-phy@2 {
  57. + reg = <0x2>;
  58. + };
  59. + qsgmii_phy1: ethernet-phy@3 {
  60. + reg = <0x4>;
  61. + };
  62. + qsgmii_phy2: ethernet-phy@4 {
  63. + reg = <0x5>;
  64. + };
  65. + qsgmii_phy3: ethernet-phy@5 {
  66. + reg = <0x6>;
  67. + };
  68. + qsgmii_phy4: ethernet-phy@6 {
  69. + reg = <0x7>;
  70. + };
  71. + };
  72. +
  73. + mdio@fd000 {
  74. + aqr105_phy: ethernet-phy@c {
  75. + compatible = "ethernet-phy-ieee802.3-c45";
  76. + reg = <0x1>;
  77. + };
  78. + };
  79. +};