FRITZ7360SL.dts 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227
  1. /dts-v1/;
  2. #include "vr9.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. model = "FRITZ7360SL - 1&1 HomeServer";
  6. chosen {
  7. bootargs = "console=ttyLTQ0,115200";
  8. };
  9. aliases {
  10. led-boot = &power_green;
  11. led-failsafe = &power_red;
  12. led-running = &power_green;
  13. led-internet = &info_green;
  14. led-wifi = &wifi;
  15. };
  16. memory@0 {
  17. reg = <0x0 0x8000000>;
  18. };
  19. fpi@10000000 {
  20. localbus@0 {
  21. nor-boot@0 {
  22. compatible = "lantiq,nor";
  23. bank-width = <2>;
  24. reg = <0 0x0 0x1000000>;
  25. #address-cells = <1>;
  26. #size-cells = <1>;
  27. partitions {
  28. compatible = "fixed-partitions";
  29. #address-cells = <1>;
  30. #size-cells = <1>;
  31. urlader: partition@0 {
  32. label = "urlader";
  33. reg = <0x00000 0x20000>;
  34. read-only;
  35. };
  36. partition@20000 {
  37. label = "firmware";
  38. reg = <0x20000 0xf60000>;
  39. };
  40. partition@f80000 {
  41. label = "tffs (1)";
  42. reg = <0xf80000 0x40000>;
  43. read-only;
  44. };
  45. partition@fc0000 {
  46. label = "tffs (2)";
  47. reg = <0xfc0000 0x40000>;
  48. read-only;
  49. };
  50. };
  51. };
  52. };
  53. gpio: pinmux@E100B10 {
  54. pinctrl-names = "default";
  55. pinctrl-0 = <&state_default>;
  56. state_default: pinmux {
  57. mdio {
  58. lantiq,groups = "mdio";
  59. lantiq,function = "mdio";
  60. };
  61. phy-rst {
  62. lantiq,pins = "io37", "io44";
  63. lantiq,pull = <0>;
  64. lantiq,open-drain;
  65. lantiq,output = <1>;
  66. };
  67. pcie-rst {
  68. lantiq,pins = "io38";
  69. lantiq,pull = <0>;
  70. lantiq,output = <1>;
  71. };
  72. };
  73. };
  74. ifxhcd@E101000 {
  75. status = "okay";
  76. lantiq,portmask = <0x3>;
  77. };
  78. ifxhcd@E106000 {
  79. status = "okay";
  80. };
  81. };
  82. gphy-xrx200 {
  83. compatible = "lantiq,phy-xrx200";
  84. firmware = "lantiq/vr9_phy11g_a2x.bin";
  85. phys = [ 00 01 ];
  86. };
  87. gpio-keys-polled {
  88. compatible = "gpio-keys-polled";
  89. #address-cells = <1>;
  90. #size-cells = <0>;
  91. poll-interval = <100>;
  92. dect {
  93. label = "dect";
  94. gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
  95. linux,code = <KEY_PHONE>;
  96. };
  97. wifi {
  98. label = "wifi";
  99. gpios = <&gpio 29 GPIO_ACTIVE_HIGH>;
  100. linux,code = <KEY_WLAN>;
  101. };
  102. };
  103. gpio-leds {
  104. compatible = "gpio-leds";
  105. power_green: power {
  106. label = "fritz7360sl:green:power";
  107. gpios = <&gpio 32 GPIO_ACTIVE_LOW>;
  108. default-state = "keep";
  109. };
  110. power_red: power2 {
  111. label = "fritz7360sl:red:power";
  112. gpios = <&gpio 33 GPIO_ACTIVE_LOW>;
  113. };
  114. info_red {
  115. label = "fritz7360sl:red:info";
  116. gpios = <&gpio 34 GPIO_ACTIVE_LOW>;
  117. };
  118. info_green: info_green {
  119. label = "fritz7360sl:green:info";
  120. gpios = <&gpio 47 GPIO_ACTIVE_LOW>;
  121. };
  122. wifi: wifi {
  123. label = "fritz7360sl:green:wlan";
  124. gpios = <&gpio 36 GPIO_ACTIVE_LOW>;
  125. };
  126. dect {
  127. label = "fritz7360sl:green:dect";
  128. gpios = <&gpio 35 GPIO_ACTIVE_LOW>;
  129. };
  130. };
  131. };
  132. &eth0 {
  133. lan: interface@0 {
  134. compatible = "lantiq,xrx200-pdi";
  135. #address-cells = <1>;
  136. #size-cells = <0>;
  137. reg = <0>;
  138. mtd-mac-address = <&urlader 0xa91>;
  139. mtd-mac-address-increment = <(-2)>;
  140. lantiq,switch;
  141. ethernet@0 {
  142. compatible = "lantiq,xrx200-pdi-port";
  143. reg = <0>;
  144. phy-mode = "rmii";
  145. phy-handle = <&phy0>;
  146. };
  147. ethernet@1 {
  148. compatible = "lantiq,xrx200-pdi-port";
  149. reg = <1>;
  150. phy-mode = "rmii";
  151. phy-handle = <&phy1>;
  152. };
  153. ethernet@2 {
  154. compatible = "lantiq,xrx200-pdi-port";
  155. reg = <2>;
  156. phy-mode = "gmii";
  157. phy-handle = <&phy11>;
  158. };
  159. ethernet@3 {
  160. compatible = "lantiq,xrx200-pdi-port";
  161. reg = <4>;
  162. phy-mode = "gmii";
  163. phy-handle = <&phy13>;
  164. };
  165. };
  166. mdio@0 {
  167. #address-cells = <1>;
  168. #size-cells = <0>;
  169. compatible = "lantiq,xrx200-mdio";
  170. phy0: ethernet-phy@0 {
  171. reg = <0x00>;
  172. compatible = "ethernet-phy-id004d.d076", "ethernet-phy-ieee802.3-c22";
  173. reset-gpios = <&gpio 37 GPIO_ACTIVE_LOW>;
  174. };
  175. phy1: ethernet-phy@1 {
  176. reg = <0x01>;
  177. compatible = "ethernet-phy-id004d.d076", "ethernet-phy-ieee802.3-c22";
  178. reset-gpios = <&gpio 44 GPIO_ACTIVE_LOW>;
  179. };
  180. phy11: ethernet-phy@11 {
  181. reg = <0x11>;
  182. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  183. };
  184. phy13: ethernet-phy@13 {
  185. reg = <0x13>;
  186. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  187. };
  188. };
  189. };
  190. &pcie0 {
  191. pcie@0 {
  192. reg = <0 0 0 0 0>;
  193. #interrupt-cells = <1>;
  194. #size-cells = <2>;
  195. #address-cells = <3>;
  196. device_type = "pci";
  197. wifi@168c,002e {
  198. compatible = "pci168c,002e";
  199. reg = <0 0 0 0 0>;
  200. qca,no-eeprom; /* load from ath9k-eeprom-pci-0000:01:00.0.bin */
  201. };
  202. };
  203. };