P2812HNUFX.dtsi 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278
  1. #include "vr9.dtsi"
  2. #include <dt-bindings/input/input.h>
  3. / {
  4. chosen {
  5. bootargs = "console=ttyLTQ0,115200";
  6. };
  7. aliases {
  8. led-boot = &power_green;
  9. led-failsafe = &power_red;
  10. led-running = &power_green;
  11. led-dsl = &dsl_green;
  12. led-internet = &internet_green;
  13. led-wifi = &wireless_green;
  14. };
  15. memory@0 {
  16. reg = <0x0 0x8000000>;
  17. };
  18. fpi@10000000 {
  19. gpio: pinmux@E100B10 {
  20. pinctrl-names = "default";
  21. pinctrl-0 = <&state_default>;
  22. state_default: pinmux {
  23. exin3 {
  24. lantiq,groups = "exin3";
  25. lantiq,function = "exin";
  26. };
  27. mdio {
  28. lantiq,groups = "mdio";
  29. lantiq,function = "mdio";
  30. };
  31. gphy-leds {
  32. lantiq,groups = "gphy0 led1", "gphy1 led1",
  33. "gphy0 led2", "gphy1 led2";
  34. lantiq,function = "gphy";
  35. lantiq,pull = <2>;
  36. lantiq,open-drain = <0>;
  37. lantiq,output = <1>;
  38. };
  39. stp {
  40. lantiq,groups = "stp";
  41. lantiq,function = "stp";
  42. lantiq,pull = <2>;
  43. lantiq,open-drain = <0>;
  44. lantiq,output = <1>;
  45. };
  46. pci-in {
  47. lantiq,groups = "req1";
  48. lantiq,function = "pci";
  49. lantiq,output = <0>;
  50. lantiq,open-drain = <1>;
  51. lantiq,pull = <2>;
  52. };
  53. pci-out {
  54. lantiq,groups = "gnt1";
  55. lantiq,function = "pci";
  56. lantiq,output = <1>;
  57. lantiq,open-drain = <0>;
  58. lantiq,pull = <0>;
  59. };
  60. pci_rst {
  61. lantiq,pins = "io21";
  62. lantiq,output = <1>;
  63. lantiq,open-drain = <0>;
  64. lantiq,pull = <2>;
  65. };
  66. pcie-rst {
  67. lantiq,pins = "io38";
  68. lantiq,pull = <0>;
  69. lantiq,output = <1>;
  70. };
  71. ifxhcd-rst {
  72. lantiq,pins = "io33";
  73. lantiq,pull = <0>;
  74. lantiq,open-drain = <0>;
  75. lantiq,output = <1>;
  76. };
  77. nand_out {
  78. lantiq,groups = "nand cle", "nand ale";
  79. lantiq,function = "ebu";
  80. lantiq,output = <1>;
  81. lantiq,open-drain = <0>;
  82. lantiq,pull = <0>;
  83. };
  84. nand_cs1 {
  85. lantiq,groups = "nand cs1";
  86. lantiq,function = "ebu";
  87. lantiq,open-drain = <0>;
  88. lantiq,pull = <0>;
  89. };
  90. };
  91. };
  92. stp: stp@E100BB0 {
  93. compatible = "lantiq,gpio-stp-xway";
  94. reg = <0xE100BB0 0x40>;
  95. #gpio-cells = <2>;
  96. gpio-controller;
  97. lantiq,shadow = <0xffffff>;
  98. lantiq,groups = <0x7>;
  99. lantiq,dsl = <0x0>;
  100. lantiq,phy1 = <0x0>;
  101. lantiq,phy2 = <0x0>;
  102. };
  103. ifxhcd@E101000 {
  104. status = "okay";
  105. gpios = <&gpio 33 GPIO_ACTIVE_HIGH>;
  106. lantiq,portmask = <0x3>;
  107. };
  108. ifxhcd@E106000 {
  109. status = "okay";
  110. gpios = <&gpio 33 GPIO_ACTIVE_HIGH>;
  111. };
  112. pci@E105400 {
  113. status = "okay";
  114. gpio-reset = <&gpio 21 GPIO_ACTIVE_HIGH>;
  115. };
  116. };
  117. gphy-xrx200 {
  118. compatible = "lantiq,phy-xrx200";
  119. firmware1 = "lantiq/vr9_phy11g_a1x.bin"; /*VR9 1.1*/
  120. firmware2 = "lantiq/vr9_phy11g_a2x.bin"; /*VR9 1.2*/
  121. phys = [ 00 01 ];
  122. };
  123. gpio-keys-polled {
  124. compatible = "gpio-keys-polled";
  125. #address-cells = <1>;
  126. #size-cells = <0>;
  127. poll-interval = <100>;
  128. reset {
  129. label = "reset";
  130. gpios = <&gpio 39 GPIO_ACTIVE_LOW>;
  131. linux,code = <KEY_RESTART>;
  132. };
  133. rfkill {
  134. label = "rfkill";
  135. gpios = <&gpio 1 GPIO_ACTIVE_LOW>;
  136. linux,code = <KEY_RFKILL>;
  137. };
  138. };
  139. gpio-leds {
  140. compatible = "gpio-leds";
  141. internet_red {
  142. label = "p2812hnufx:red:internet";
  143. gpios = <&stp 16 GPIO_ACTIVE_LOW>;
  144. };
  145. internet_green: internet_green {
  146. label = "p2812hnufx:green:internet";
  147. gpios = <&stp 17 GPIO_ACTIVE_LOW>;
  148. };
  149. dsl_green: dsl_green {
  150. label = "p2812hnufx:green:dsl";
  151. gpios = <&stp 18 GPIO_ACTIVE_LOW>;
  152. };
  153. dsl_orange {
  154. label = "p2812hnufx:orange:dsl";
  155. gpios = <&stp 19 GPIO_ACTIVE_LOW>;
  156. };
  157. wireless_orange {
  158. label = "p2812hnufx:orange:wlan";
  159. gpios = <&stp 20 GPIO_ACTIVE_LOW>;
  160. };
  161. wireless_green: wireless_green {
  162. label = "p2812hnufx:green:wlan";
  163. gpios = <&stp 21 GPIO_ACTIVE_LOW>;
  164. };
  165. power_red: power {
  166. label = "p2812hnufx:red:power";
  167. gpios = <&stp 22 GPIO_ACTIVE_LOW>;
  168. };
  169. power_green: power2 {
  170. label = "p2812hnufx:green:power";
  171. gpios = <&stp 23 GPIO_ACTIVE_LOW>;
  172. default-state = "keep";
  173. };
  174. phone1 {
  175. label = "p2812hnufx:green:phone";
  176. gpios = <&gpio 11 GPIO_ACTIVE_LOW>;
  177. };
  178. phone1warn {
  179. label = "p2812hnufx:orange:phone";
  180. gpios = <&gpio 12 GPIO_ACTIVE_LOW>;
  181. };
  182. phone2warn {
  183. label = "p2812hnufx:orange:phone2";
  184. gpios = <&gpio 26 GPIO_ACTIVE_LOW>;
  185. };
  186. phone2 {
  187. label = "p2812hnufx:green:phone2";
  188. gpios = <&gpio 28 GPIO_ACTIVE_LOW>;
  189. };
  190. };
  191. };
  192. &eth0 {
  193. lan: interface@0 {
  194. compatible = "lantiq,xrx200-pdi";
  195. #address-cells = <1>;
  196. #size-cells = <0>;
  197. reg = <0>;
  198. mac-address = [ 00 11 22 33 44 55 ];
  199. lantiq,switch;
  200. ethernet@0 {
  201. compatible = "lantiq,xrx200-pdi-port";
  202. reg = <0>;
  203. phy-mode = "rgmii";
  204. phy-handle = <&phy0>;
  205. };
  206. ethernet@1 {
  207. compatible = "lantiq,xrx200-pdi-port";
  208. reg = <1>;
  209. phy-mode = "rgmii";
  210. phy-handle = <&phy1>;
  211. };
  212. ethernet@2 {
  213. compatible = "lantiq,xrx200-pdi-port";
  214. reg = <2>;
  215. phy-mode = "gmii";
  216. phy-handle = <&phy11>;
  217. };
  218. ethernet@4 {
  219. compatible = "lantiq,xrx200-pdi-port";
  220. reg = <4>;
  221. phy-mode = "gmii";
  222. phy-handle = <&phy13>;
  223. };
  224. ethernet@5 {
  225. compatible = "lantiq,xrx200-pdi-port";
  226. reg = <5>;
  227. phy-mode = "rgmii";
  228. phy-handle = <&phy5>;
  229. };
  230. };
  231. mdio@0 {
  232. #address-cells = <1>;
  233. #size-cells = <0>;
  234. compatible = "lantiq,xrx200-mdio";
  235. phy0: ethernet-phy@0 {
  236. reg = <0x0>;
  237. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  238. };
  239. phy1: ethernet-phy@1 {
  240. reg = <0x1>;
  241. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  242. };
  243. phy5: ethernet-phy@5 {
  244. reg = <0x5>;
  245. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  246. };
  247. phy11: ethernet-phy@11 {
  248. reg = <0x11>;
  249. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  250. };
  251. phy13: ethernet-phy@13 {
  252. reg = <0x13>;
  253. compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
  254. };
  255. };
  256. };