amazonse.dtsi 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. #include <dt-bindings/gpio/gpio.h>
  2. / {
  3. #address-cells = <1>;
  4. #size-cells = <1>;
  5. compatible = "lantiq,xway", "lantiq,ase";
  6. aliases {
  7. serial0 = &asc1;
  8. };
  9. chosen {
  10. stdout-path = "serial0:115200n8";
  11. };
  12. cpus {
  13. cpu@0 {
  14. compatible = "mips,mips4Kc";
  15. };
  16. };
  17. biu@1F800000 {
  18. #address-cells = <1>;
  19. #size-cells = <1>;
  20. compatible = "lantiq,biu", "simple-bus";
  21. reg = <0x1F800000 0x800000>;
  22. ranges = <0x0 0x1F800000 0x7FFFFF>;
  23. icu0: icu@80200 {
  24. #interrupt-cells = <1>;
  25. interrupt-controller;
  26. compatible = "lantiq,icu";
  27. reg = <0x80200 0x28
  28. 0x80228 0x28
  29. 0x80250 0x28
  30. 0x80278 0x28
  31. 0x802a0 0x28>;
  32. };
  33. watchdog@803F0 {
  34. compatible = "lantiq,wdt";
  35. reg = <0x803F0 0x10>;
  36. };
  37. };
  38. sram@1F000000 {
  39. #address-cells = <1>;
  40. #size-cells = <1>;
  41. compatible = "lantiq,sram", "simple-bus";
  42. reg = <0x1F000000 0x800000>;
  43. ranges = <0x0 0x1F000000 0x7FFFFF>;
  44. eiu0: eiu@101000 {
  45. #interrupt-cells = <1>;
  46. compatible = "lantiq,eiu-xway";
  47. reg = <0x101000 0x1000>;
  48. interrupt-parent = <&icu0>;
  49. lantiq,eiu-irqs = <29 30 31>;
  50. };
  51. pmu0: pmu@102000 {
  52. compatible = "lantiq,pmu-xway";
  53. reg = <0x102000 0x1000>;
  54. };
  55. cgu0: cgu@103000 {
  56. compatible = "lantiq,cgu-xway";
  57. reg = <0x103000 0x1000>;
  58. #clock-cells = <1>;
  59. };
  60. rcu0: rcu@203000 {
  61. compatible = "lantiq,rcu-xway";
  62. reg = <0x203000 0x1000>;
  63. };
  64. };
  65. fpi@10000000 {
  66. #address-cells = <1>;
  67. #size-cells = <1>;
  68. compatible = "lantiq,fpi", "simple-bus";
  69. ranges = <0x0 0x10000000 0xEEFFFFF>;
  70. reg = <0x10000000 0xEF00000>;
  71. spi@E100800 {
  72. compatible = "lantiq,ase-spi";
  73. reg = <0xE100800 0x100>;
  74. interrupt-parent = <&icu0>;
  75. interrupts = <24 25 26>;
  76. interrupt-names = "spi_rx", "spi_tx", "spi_err",
  77. "spi_frm";
  78. #address-cells = <1>;
  79. #size-cells = <1>;
  80. };
  81. gptu@E100A00 {
  82. compatible = "lantiq,gptu-xway";
  83. reg = <0xE100A00 0x100>;
  84. interrupt-parent = <&icu0>;
  85. interrupts = <97 98 99 100 101 102>;
  86. status = "disabled";
  87. };
  88. gpio: pinmux@E100B10 {
  89. compatible = "lantiq,ase-pinctrl";
  90. #gpio-cells = <2>;
  91. gpio-controller;
  92. reg = <0xE100B10 0xA0>;
  93. };
  94. asc1: serial@E100C00 {
  95. compatible = "lantiq,asc";
  96. reg = <0xE100C00 0x400>;
  97. interrupt-parent = <&icu0>;
  98. interrupts = <72 74 75>;
  99. };
  100. mei@E116000 {
  101. compatible = "lantiq,mei-xway";
  102. interrupt-parent = <&icu0>;
  103. interrupts = <63>;
  104. };
  105. ifxhcd@E101000 {
  106. compatible = "lantiq,ase-usb", "lantiq,ifxhcd-ase";
  107. reg = <0xE101000 0x1000
  108. 0xE120000 0x3f000>;
  109. interrupt-parent = <&icu0>;
  110. interrupts = <39>;
  111. dr_mode = "host";
  112. status = "disabled";
  113. };
  114. dma0: dma@E104100 {
  115. compatible = "lantiq,dma-xway";
  116. reg = <0xE104100 0x800>;
  117. };
  118. ebu0: ebu@E105300 {
  119. compatible = "lantiq,ebu-xway";
  120. reg = <0xE105300 0x100>;
  121. };
  122. ppe@E234000 {
  123. compatible = "lantiq,ppe-ase";
  124. interrupt-parent = <&icu0>;
  125. interrupts = <85>;
  126. };
  127. etop@E180000 {
  128. compatible = "lantiq,etop-xway";
  129. reg = <0xE180000 0x40000>;
  130. interrupt-parent = <&icu0>;
  131. interrupts = <105 109>;
  132. };
  133. };
  134. adsl {
  135. compatible = "lantiq,adsl-ase";
  136. };
  137. };