ar9.dtsi 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216
  1. #include <dt-bindings/gpio/gpio.h>
  2. / {
  3. #address-cells = <1>;
  4. #size-cells = <1>;
  5. compatible = "lantiq,xway", "lantiq,ar9";
  6. aliases {
  7. serial0 = &asc1;
  8. };
  9. chosen {
  10. stdout-path = "serial0:115200n8";
  11. };
  12. cpus {
  13. cpu@0 {
  14. compatible = "mips,mips34K";
  15. };
  16. };
  17. memory@0 {
  18. device_type = "memory";
  19. };
  20. biu@1F800000 {
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. compatible = "lantiq,biu", "simple-bus";
  24. reg = <0x1F800000 0x800000>;
  25. ranges = <0x0 0x1F800000 0x7FFFFF>;
  26. icu0: icu@80200 {
  27. #interrupt-cells = <1>;
  28. interrupt-controller;
  29. compatible = "lantiq,icu";
  30. reg = <0x80200 0x28
  31. 0x80228 0x28
  32. 0x80250 0x28
  33. 0x80278 0x28
  34. 0x802a0 0x28>;
  35. };
  36. watchdog@803F0 {
  37. compatible = "lantiq,wdt";
  38. reg = <0x803F0 0x10>;
  39. };
  40. };
  41. sram@1F000000 {
  42. #address-cells = <1>;
  43. #size-cells = <1>;
  44. compatible = "lantiq,sram", "simple-bus";
  45. reg = <0x1F000000 0x800000>;
  46. ranges = <0x0 0x1F000000 0x7FFFFF>;
  47. eiu0: eiu@101000 {
  48. #interrupt-cells = <1>;
  49. interrupt-controller;
  50. compatible = "lantiq,eiu-xway";
  51. reg = <0x101000 0x1000>;
  52. interrupt-parent = <&icu0>;
  53. lantiq,eiu-irqs = <166 135 66 40 41 42>;
  54. };
  55. pmu0: pmu@102000 {
  56. compatible = "lantiq,pmu-xway";
  57. reg = <0x102000 0x1000>;
  58. };
  59. cgu0: cgu@103000 {
  60. compatible = "lantiq,cgu-xway";
  61. reg = <0x103000 0x1000>;
  62. #clock-cells = <1>;
  63. };
  64. rcu0: rcu@203000 {
  65. compatible = "lantiq,rcu-xway";
  66. reg = <0x203000 0x1000>;
  67. };
  68. };
  69. fpi@10000000 {
  70. #address-cells = <1>;
  71. #size-cells = <1>;
  72. compatible = "lantiq,fpi", "simple-bus";
  73. ranges = <0x0 0x10000000 0xEEFFFFF>;
  74. reg = <0x10000000 0xEF00000>;
  75. localbus@0 {
  76. #address-cells = <2>;
  77. #size-cells = <1>;
  78. ranges = <0 0 0x0 0x3ffffff /* addrsel0 */
  79. 1 0 0x4000000 0x4000010>; /* addsel1 */
  80. compatible = "lantiq,localbus", "simple-bus";
  81. };
  82. gptu@E100A00 {
  83. compatible = "lantiq,gptu-xway";
  84. reg = <0xE100A00 0x100>;
  85. interrupt-parent = <&icu0>;
  86. interrupts = <126 127 128 129 130 131>;
  87. };
  88. asc0: serial@E100400 {
  89. compatible = "lantiq,asc";
  90. reg = <0xE100400 0x400>;
  91. interrupt-parent = <&icu0>;
  92. interrupts = <104 105 106>;
  93. status = "disabled";
  94. };
  95. spi: spi@E100800 {
  96. compatible = "lantiq,xrx100-spi";
  97. reg = <0xE100800 0x100>;
  98. interrupt-parent = <&icu0>;
  99. interrupts = <22 23 24>;
  100. interrupt-names = "spi_rx", "spi_tx", "spi_err",
  101. "spi_frm";
  102. #address-cells = <1>;
  103. #size-cells = <1>;
  104. status = "disabled";
  105. };
  106. gpio: pinmux@E100B10 {
  107. compatible = "lantiq,xrx100-pinctrl";
  108. #gpio-cells = <2>;
  109. gpio-controller;
  110. reg = <0xE100B10 0xA0>;
  111. };
  112. asc1: serial@E100C00 {
  113. compatible = "lantiq,asc";
  114. reg = <0xE100C00 0x400>;
  115. interrupt-parent = <&icu0>;
  116. interrupts = <112 113 114>;
  117. };
  118. ifxhcd@E101000 {
  119. compatible = "lantiq,arx100-usb", "lantiq,ifxhcd-arx100";
  120. reg = <0xE101000 0x1000
  121. 0xE120000 0x3f000>;
  122. interrupt-parent = <&icu0>;
  123. interrupts = <62 91>;
  124. dr_mode = "host";
  125. status = "disabled";
  126. };
  127. ifxhcd@E106000 {
  128. compatible = "lantiq,arx100-usb";
  129. reg = <0xE106000 0x1000
  130. 0xE1E0000 0x3f000>;
  131. interrupt-parent = <&icu0>;
  132. interrupts = <91>;
  133. dr_mode = "host";
  134. status = "disabled";
  135. };
  136. deu@E103100 {
  137. compatible = "lantiq,deu-arx100";
  138. reg = <0xE103100 0xf00>;
  139. };
  140. dma0: dma@E104100 {
  141. compatible = "lantiq,dma-xway";
  142. reg = <0xE104100 0x800>;
  143. };
  144. ebu0: ebu@E105300 {
  145. compatible = "lantiq,ebu-xway";
  146. reg = <0xE105300 0x100>;
  147. };
  148. mei@E116000 {
  149. compatible = "lantiq,mei-xway";
  150. interrupt-parent = <&icu0>;
  151. interrupts = <63>;
  152. };
  153. etop@E180000 {
  154. compatible = "lantiq,etop-xway";
  155. reg = <0xE180000 0x40000
  156. 0xE108000 0x200>;
  157. interrupt-parent = <&icu0>;
  158. interrupts = <73 72>;
  159. mac-address = [ 00 11 22 33 44 55 ];
  160. };
  161. ppe@E234000 {
  162. compatible = "lantiq,ppe-arx100";
  163. interrupt-parent = <&icu0>;
  164. interrupts = <96>;
  165. };
  166. pci0: pci@E105400 {
  167. status = "disabled";
  168. #address-cells = <3>;
  169. #size-cells = <2>;
  170. #interrupt-cells = <1>;
  171. compatible = "lantiq,pci-xway";
  172. bus-range = <0x0 0x0>;
  173. ranges = <0x2000000 0 0x8000000 0x8000000 0 0x2000000 /* pci memory */
  174. 0x1000000 0 0x00000000 0xAE00000 0 0x200000>; /* io space */
  175. reg = <0x7000000 0x8000 /* config space */
  176. 0xE105400 0x400>; /* pci bridge */
  177. lantiq,bus-clock = <33333333>;
  178. interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
  179. interrupt-map = <0x7000 0 0 1 &icu0 30 1>;
  180. req-mask = <0x1>;
  181. };
  182. };
  183. adsl {
  184. compatible = "lantiq,adsl-arx100";
  185. };
  186. };