0026-scpsys-various-fixes.patch 1.8 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556
  1. From 59aafd667d2880c90776931b6102b8252214d93c Mon Sep 17 00:00:00 2001
  2. From: John Crispin <blogic@openwrt.org>
  3. Date: Sun, 21 Feb 2016 13:52:12 +0100
  4. Subject: [PATCH 026/102] scpsys: various fixes
  5. ---
  6. drivers/clk/mediatek/clk-mt2701.c | 2 ++
  7. drivers/soc/mediatek/mtk-scpsys-mt2701.c | 8 --------
  8. include/dt-bindings/power/mt2701-power.h | 4 ++--
  9. 3 files changed, 4 insertions(+), 10 deletions(-)
  10. --- a/drivers/clk/mediatek/clk-mt2701.c
  11. +++ b/drivers/clk/mediatek/clk-mt2701.c
  12. @@ -1043,6 +1043,8 @@ static void __init mtk_ethsys_init(struc
  13. if (r)
  14. pr_err("%s(): could not register clock provider: %d\n",
  15. __func__, r);
  16. +
  17. + mtk_register_reset_controller(node, 1, 0x34);
  18. }
  19. CLK_OF_DECLARE(mtk_ethsys, "mediatek,mt2701-ethsys", mtk_ethsys_init);
  20. --- a/drivers/soc/mediatek/mtk-scpsys-mt2701.c
  21. +++ b/drivers/soc/mediatek/mtk-scpsys-mt2701.c
  22. @@ -61,14 +61,6 @@ static const struct scp_domain_data scp_
  23. .bus_prot_mask = MT2701_TOP_AXI_PROT_EN_DISP,
  24. .active_wakeup = true,
  25. },
  26. - [MT2701_POWER_DOMAIN_MFG] = {
  27. - .name = "mfg",
  28. - .sta_mask = MFG_PWR_STA_MASK,
  29. - .ctl_offs = SPM_MFG_PWR_CON,
  30. - .sram_pdn_bits = GENMASK(11, 8),
  31. - .sram_pdn_ack_bits = GENMASK(12, 12),
  32. - .active_wakeup = true,
  33. - },
  34. [MT2701_POWER_DOMAIN_VDEC] = {
  35. .name = "vdec",
  36. .sta_mask = VDE_PWR_STA_MASK,
  37. --- a/include/dt-bindings/power/mt2701-power.h
  38. +++ b/include/dt-bindings/power/mt2701-power.h
  39. @@ -16,12 +16,12 @@
  40. #define MT2701_POWER_DOMAIN_CONN 0
  41. #define MT2701_POWER_DOMAIN_DISP 1
  42. -#define MT2701_POWER_DOMAIN_MFG 2
  43. +//#define MT2701_POWER_DOMAIN_MFG 2
  44. #define MT2701_POWER_DOMAIN_VDEC 3
  45. #define MT2701_POWER_DOMAIN_ISP 4
  46. #define MT2701_POWER_DOMAIN_BDP 5
  47. #define MT2701_POWER_DOMAIN_ETH 6
  48. #define MT2701_POWER_DOMAIN_HIF 7
  49. -#define MT2701_POWER_DOMAIN_IFR_MSC 8
  50. +#define MT2701_POWER_DOMAIN_IFR_MSC 2
  51. #endif /* _DT_BINDINGS_POWER_MT2701_POWER_H */