ZBT-WR8305RT.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /dts-v1/;
  2. #include "mt7620n.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "zbtlink,zbt-wr8305rt", "ralink,mt7620n-soc";
  6. model = "Zbtlink ZBT-WR8305RT";
  7. gpio-leds {
  8. compatible = "gpio-leds";
  9. sys {
  10. label = "zbt-wr8305rt:green:sys";
  11. gpios = <&gpio1 14 1>;
  12. };
  13. lan {
  14. label = "zbt-wr8305rt:green:usb";
  15. gpios = <&gpio1 15 1>;
  16. };
  17. wifi {
  18. label = "zbt-wr8305rt:green:wifi";
  19. gpios = <&gpio3 0 1>;
  20. };
  21. };
  22. gpio-keys-polled {
  23. compatible = "gpio-keys-polled";
  24. #address-cells = <1>;
  25. #size-cells = <0>;
  26. poll-interval = <20>;
  27. reset {
  28. label = "reset";
  29. gpios = <&gpio0 1 1>;
  30. linux,code = <KEY_RESTART>;
  31. };
  32. };
  33. };
  34. &gpio1 {
  35. status = "okay";
  36. };
  37. &gpio3 {
  38. status = "okay";
  39. };
  40. &spi0 {
  41. status = "okay";
  42. m25p80@0 {
  43. #address-cells = <1>;
  44. #size-cells = <1>;
  45. compatible = "jedec,spi-nor";
  46. reg = <0>;
  47. spi-max-frequency = <10000000>;
  48. partition@0 {
  49. label = "u-boot";
  50. reg = <0x0 0x30000>;
  51. read-only;
  52. };
  53. partition@30000 {
  54. label = "u-boot-env";
  55. reg = <0x30000 0x10000>;
  56. read-only;
  57. };
  58. factory: partition@40000 {
  59. label = "factory";
  60. reg = <0x40000 0x10000>;
  61. read-only;
  62. };
  63. partition@50000 {
  64. label = "firmware";
  65. reg = <0x50000 0x7b0000>;
  66. };
  67. };
  68. };
  69. &ehci {
  70. status = "okay";
  71. };
  72. &ohci {
  73. status = "okay";
  74. };
  75. &ethernet {
  76. mtd-mac-address = <&factory 0x4>;
  77. mediatek,portmap = "llllw";
  78. };
  79. &wmac {
  80. ralink,mtd-eeprom = <&factory 0>;
  81. };
  82. &pinctrl {
  83. state_default: pinctrl0 {
  84. ephy {
  85. ralink,group = "ephy";
  86. ralink,function = "ephy";
  87. };
  88. default {
  89. ralink,group = "i2c", "uartf", "spi refclk", "wled";
  90. ralink,function = "gpio";
  91. };
  92. };
  93. };